# MOS/LSI DATABOOK

# NATIONAL SEMICONDUCTOR





575 E. MIDDLEFIELD RD./MT. VIEW, CALIF. 94040

(415) 961-7000



# SECTION 9 CONTROLLER ORIENTED PROCESSOR SYSTEMS (COPS)

**COPS** 



#### National's Controller Oriented Processor Systems

#### introduction

National's Controller Oriented Processor Systems provide a low cost solution to low end computing and control problems. Manufactured by NSC's volume proven P-channel MOS/LSI controller process, the COPS offers an attractive, low risk alternative to custom LSI when available development time is short and cost is critical. Single mask programming of the on-chip control ROM allows delivery of prototype devices directly from the calculator production lines.

Architectural features of the COPS permit rapid efficient design and implementation of systems using key or switch inputs and display or printer outputs. Interface circuits in the COPS are designed to allow expansion of system memory and I/O capability without sacrificing the "lowest component count" features of the set.

Elements in the COPS family provide four levels of processing capability from the dedicated MM57140 single chip system with direct display and keyboard interface to the highly flexible MM5782 based multichip systems.

#### features

- National's COPS feature P-channel metal gate process for lowest cost
- Single power supply operation
- CMOS compatibility
- Serial I/O ports for easy communication between processor and peripheral circuits
- Expandable RAM and ROM
- BCD in/out option for applications flexibility
- Direct interfacing to keyboard and display
- 10 μs instruction cycle
- 4-bit data/8-bit instruction word
- Single mask programmable
- Learn mode programmability

#### **COPS** elements

- Automobile displays
- Oven controllers
- Vending machines
- Specialty calculators
- Simple electronic cash registers
- Computing instruments
- Electronic scales
- Printer/display controller
- Appliance controller
- Data terminal controller
- Automated gasoline pumps
- Alpha/numeric programmable calculators

#### applications

MM5781 - 16k control and ROM element
MM57129 - 32k control and ROM element

MM5782 — Memory and processor element

MM5785 — Memory interface to 1024 x 1 RAM

MM5785 — Memory interface to 1024 x 1 RAM devices

MM5788 — Printer interface to Seiko printers
MM5799 — Single chip microcomputer

MM57140 – Single chip microcomputer – DS8664/5/6 – Decoder, digit driver and oscillator

DS8692 — Hex power driver (single)
DS8693 — 8-bit latch and driver (source)
MM57126 — Programmer shift register

9



#### MM5781, MM5782 Controller Oriented Processor Systems

#### general description


The National MM5781, MM5782 is a set of MOS/LSI circuits designed for application in low cost, versatile, dedicated or custom programmed calculator and control systems.

A full capability scientific or business calculator system can be built using only four circuits, plus the keyboard, case, battery and LED display. Application as a printing calculator or in electronic cash registers is possible using National's MM5788 printer interface circuit. Both the basic ROM instruction store and read/write store are expandable.


#### features

- 2048 x 8-bit ROM, expandable to 8192 x 8
- 640 bits (160 digits) RAM, expandable using MM5785
- 8 parallel outputs, coded as 7-segment + d.p. or BCD
- Serial data I/O for easy interface to peripheral circuits
- 3 general purpose I/O latches
- Blanking output
- 4 strobed key inputs
- 10µs micro-instruction cycle time
- Single power supply operation
- 4-bit data/8-bit instruction words

#### connection diagrams



Order Number MM5781N See Package 22



Order Number MM5782N See Package 23

#### absolute maximum ratings

Voltage at Any Pin Relative to VSS (All Other Pins Connected to VSS) Ambient Operating Temperature Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds) V<sub>SS</sub> +0.3V to V<sub>SS</sub> -12V

0°C to +70°C -55°C to +125°C 300°C

#### dc electrical characteristics

 $(0^{\circ}C \text{ to } +70^{\circ}C \text{ unless otherwise noted})$ 


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage (VSS - VDD)		7.9		9.5	/ V
Operating Supply Current (IDD)	$V_{SS} - V_{DD} = 9.5V, T_{A} = 25^{\circ}C$	/.0		5.5	V
MM5781	VSS = VDD = 3.3V, 1A = 25 C		-7	-12	m A
MM5782			/ −15	-25	mA
OSC Input Voltage Levels			13	25	IIIA
Logical High Level (VIH)	Vss - Vpp = 7.9V	\/ 10			
Logical Low Level (VIL)	Vss - V <sub>DD</sub> = 9.5V	V <sub>SS</sub> -1.0		V <sub>DD</sub> +1.5	V
				VDD+1.5	V
OSC Input Resistance to V <sub>SS</sub> MM5781 Only (R <sub>IN</sub> )	(Note 3), <i>(Figure 2)</i>		3	6	kΩ
INB, K1-K4, F1-F3 Input					
Voltage Levels					
Logical High Level (VIH)	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V	V <sub>SS</sub> -3.2			V
	V <sub>SS</sub> - V <sub>DD</sub> = 9.5V	V <sub>SS</sub> -4.5			·
Logical Low Level (VIL)	$7.9V \le V_{SS} - V_{DD} \le 9.5V$			V <sub>DD</sub> +1.5	V •
INB, K1-K4 Input Current Levels					,
Logical High Level Current (I <sub>IH</sub> )	V <sub>IH</sub> = V <sub>SS</sub> - 3.2V		1	-350	μΑ
	(LED Display Interface)				
Logical Low Level Current (IIL)	V <sub>IL</sub> = V <sub>SS</sub> - 32V	-20		1 .	μΑ
	(Fluorescent Display Interface)				
IRB Input Voltage Levels			4.		
Logical High Level (VIH)	7.9V≤V <sub>SS</sub> −V <sub>DD</sub> ≤9.5V	V <sub>SS</sub> -3.5			V
Logical Low Level (VIL)	$V_{SS} - V_{DD} = 7.9V$			V <sub>DD</sub> +2.5	· V
	$V_{SS} - V_{DD} = 9.5V$			V <sub>DD</sub> +3.0	V
I1-I8, SI, SKIP, SYNC and TEST	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V				
Input Voltage Levels					
Logical High Level (V <sub>IH</sub> )		V <sub>SS</sub> -1.2			V
Logical Low Level (V <sub>IL</sub> )		'		V <sub>SS</sub> -4.0	V
DO 1, DO 2 and DO 4 Output					
Voltage Levels					
Logical High Level (V <sub>OH</sub> )	R <sub>L</sub> = 150k, to V <sub>DD</sub>	V <sub>SS</sub> -1.0		VSS	V
Logical Low Level (VOL)	$I_{OL} = 3\mu A$	V <sub>DD</sub>		V <sub>DD</sub> +0.5	. V
Logical High Level Current (I <sub>OH</sub> )	$V_{OH} = V_{DD} + 1.5V$			260	μΑ
	V <sub>SS</sub> -V <sub>DD</sub> = 7.9V				

## dc electrical characteristics (con't)


(0°C to +70°C unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OO 3 Output Voltage Levels					
Logical High Level (VOH)	R <sub>L</sub> = 150k, to V <sub>DD</sub>	V <sub>SS</sub> -1.0		VSS	V
Logical Low Level (VOL)	$I_{OL} = 3\mu A$	V <sub>DD</sub>		V <sub>DD</sub> +0.5	V
Logical High Level Current (IOH)	Battery Low "OFF"				
	$V_{OH} = V_{DD} + 3V$ , $V_{SS} - V_{DD} =$	-1.3		-0.3	mA
	9.5V				
	$V_{OH} = V_{DD} + 2.5V$ , $V_{SS} - V_{DD} =$	-1.0		-0.4	mA
	7.9V				•
	Battery Low "ON"				
· · · · · · · · · · · · · · · · · · ·	$V_{OH} = V_{SS} - 3V$ , $V_{SS} - V_{DD} =$			-0.3	mA
	7.9V				
	$V_{OH} = V_{SS} - 3V$ , $V_{SS} - V_{DD} =$			<b>−</b> 0.4	mA
	9.5V				
S <sub>a</sub> through S <sub>g</sub> and S <sub>p</sub> Output Current	LED Display Interface to DS8867				
Levels	,				
Logical High Level Current (IOH)	V <sub>OH</sub> = V <sub>DD</sub> + 5.4V			-500	μΑ
Logical Low Level Current (IOL)	$V_{OL} = V_{DD} + 0.5V$	-1		1	μΑ
Logical Lott Lotter Latter (*OL)	Fluorescent Display Interface				
Logical High Level Current (IOH)	$V_{SS} - V_{DD} = 7.9V, V_{OH} =$			-300	μΑ
209.027 11.9	V <sub>SS</sub> – 6V	1.			
Logical Low Level Current (IOL)	V <sub>OL</sub> = V <sub>SS</sub> - 32V, R <sub>EXT</sub> = 150k	-20			μΑ
203.000	to VGG = VSS - 35V				
I <sub>1</sub> – I <sub>8</sub> , S0, SYNC and SKIP Output	Vss – V <sub>DD</sub> = 7.9V		,		
Voltage Levels	VSS - VDD 7.5 V				
Logical High Level (VOH)	ΙΟΗ = -100μΑ	V <sub>SS</sub> -0.5		V <sub>SS</sub>	1
Logical Lingil Level (VOL)	$I_{OL} = 15\mu A$	V <sub>DD</sub>		V <sub>DD</sub> +3.7	\
F1 — F3 Output Voltage Levels	$7.9V \le V_{SS} - V_{DD} \le 9.5V$	V 15			,
Logical High Level (VOH)	I <sub>OH</sub> = -30µA	V <sub>SS</sub> -1.5		V <sub>DD</sub> +1.0	``
Logical Low Level (VOL)	I <sub>OL</sub> = 3μA	1	,	V DD 11.0	`
F4 (BLK) Output Voltage Levels	$7.9V \le V_{SS} - V_{DD} \le 9.5V$				
Logical High Level (VOH)	$I_{OH} = -0.5  \text{mA}$	V <sub>SS</sub> -1.5			\
Logical Low Level (VOL)	I <sub>OL</sub> = 5μA			V <sub>DD</sub> +1.0	\
Voltage Levels for All Outputs into					
CMOS Level					
Logical High Level (VOH)	I <sub>OH</sub> = -10μA	V <sub>SS</sub> -0.5		VSS	٠ ١
Logical Low Level (VOL)	R <sub>L</sub> = 200k (to V <sub>DD</sub> )	VDD		V <sub>DD</sub> +0.5	,
Maximum Allowable Keyboard					Jan 10 1
Closed Key Resistance Using INB,					1
F1—F3 or K1—K4 as Inputs					
RKEY	LED Display Interface			200	2
"NE I	Fluorescent Display Interface	I		50	k k S

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OSC Input Frequency (1/tp)		320		400	kHz
OSC Input Duty Cycle		46	56	66	%
OSC Input Transition Times	(Note 3), (Figure 2)				
Fall Time (tf)	$C_L = 25 pF$ , $R_L = 6 k\Omega$ , to $V_{SS}$	1		50	ns
Rise Time (t <sub>r</sub> )	RC = 0.15µs			350	ns
SYNC Input Timing (Bit Time)					
Interval Time (tb)		10		12.5	μs
Hold Time (tosch)		100			ns
High-to-Low Set-Up Time (tstl)		680			ns
Low-to-High Set-Up Time (tsth)		100			ns
K1 – K4, INB, F1 – F3 Input					
Timing				1	
Set-Up Time (t <sub>sk</sub> )	·	6.5			μs
Hold Time (thk)		1.0			μs
SKIP Input Timing					
Set-Up Time (t <sub>SX</sub> )		280			ns
Hold Time (thx)		1.0			μs
IRB, I <sub>1</sub> - I <sub>8</sub> Input Timing					•
Set-Up Time (tsi)		1.75			μς
Hold Time (thi)	i.	1.0			μs
SKIP Output Propagation Delay (tpdx)	C <sub>LOAD</sub> = 250 pF			4.4	μs
I <sub>1</sub> — Ig Output Propagation Delays	CLOAD = 250 pF				me
Low-to-High (tpdhi)	- LOAD - SO P.			3.6	***
High-to-Low (tpdli)		l i	-	3.0	μs μs
F1 — F3 Output Propagation Delay	C <sub>LOAD</sub> = 100 pF	1		4.4	
(t <sub>pdf</sub> )	SEOAD 100 bi			4.4	μs
F4 Output Propagation Delay (tpdf)	CLOAD = 50 pF			4.4	
F4 Output Transition Time	- LOAD			7.4	μs
Rise Time (t <sub>r</sub> )	C. C. T. > 20 T.				
, / LF/	C <sub>LOAD</sub> ≥ 20 pF	0.3		1	μs



PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OSC Input Frequency (1/tp)		320		400	k Hz
OSC Duty Cycle		46	56	66	%
OSC Input Transition Times Rise Time (t <sub>r</sub> ) Fall Time (t <sub>f</sub> )	RC = $0.15\mu s$ CL = $25$ pF, RL = $6$ k $\Omega$ to VSS			350 50	ns ns
SYNC Output Cycle (t <sub>b</sub> , Bit Time)	320 kHz $\leq$ fOSC $\leq$ 400 kHz	10		12.5	μs
SYNC Output Timing High-to-Low Propagation Delay (tpdsl)	C <sub>L</sub> = 250 pF	0.1		1.65	μs
Low-to-High Propagation Delay (tpdsh)		0.1		1.25	με
Initial Transition Delay (t <sub>hs</sub> )		0.1		8.0	μ
$I_1-I_8$ , SI and SKIP Input Timing Set-Up Time ( $t_{ m SX}$ ) Hold Time ( $t_{ m hldx}$ )		1.5 0.5			μ
DO 1 — DO 4 and SO Propagation Delay (t <sub>pddig</sub> )	C <sub>L</sub> = 100 pF (DO 1 - DO 4) C <sub>L</sub> = 250 pF (SO Only)	0.5		4	μ
$S_a-S_g$ , $S_{dp}$ Propagation Delay $(t_{ m pdseg})$	C <sub>L</sub> = 100 pF			6.0	μ
SKIP Output Timing  tpdxh	C <sub>L</sub> = 250 pF			2.4	μ
tpdxI thx		0.1		2.4	μ
Interdigit Blanking Time	(Figure 5)				
T1	$t_b = 10\mu s$ ,	6.5	7.5		<i>F</i>
Display Blanking	(Figure 5)	38	40		



Note 1: USC input duty cycle =  $\frac{t}{t_1 + t_2} = \frac{t}{t_p}$ Note 2: SYNC provides a 1 of 4 timing relationship with OSC input, to establish OSC edges as references for the I/O timing. Note 3: OSC output rise time is determined by capacitive loading and programmable pull-up resistor at the MM5781 input, programmed to provide  $R_C \le 0.15 \mu s$ .

FIGURE 2. MM5782 Input/Output Waveform Timing

#### functional description

#### MM5781 CONTROL ROM ELEMENT (CRE)

Sixteen kilobits of ROM are organized as 32 pages of 64 8-bit instruction words each. Eight instruction lines and a SKIP signal interconnect the ROM with the MM5782 MPE circuit. Addressing is by an 11-bit P.C. register with two 11-bit push-down address save registers. Four dynamic switch inputs K1–K4 and a static switch input (INB) allow scanning of up to 56 keys and 14 static switches directly. A sixth input (IRB) drives an internal latch that can be used as a program controlled interrupt function.

There are also three program definable I/O ports (F1 - F3) and an additional blanking output F4. The F1-F4 outputs are latched. Four MM5781's may be used with a single MM5782 without additional interface circuits. Figure 3 shows the MM5781 logic diagram.




FIGURE 3. MM5781 Control and ROM Element

# MM5782 MEMORY AND PROCESSOR ELEMENT (MPE)

The MPE contains 640 bits of RAM organized as 10 16-digit registers. Other register lengths are possible under control of the program. The RAM is addressed by the 8-bit B register. The upper 4 bits (Br) select a particular register and the lower 4 bits (Bd) address the 4-bit words with the register.

Arithmetic and logic functions are performed by the 4-bit binary adder with results stored in the accumulator. The C flip-flop is used for carry bit storage, display decimal point location, and may be utilized to control the skip instruction.

Digit timing information for external keyboard scanning and for driving displays is encoded into a 4-bit code and presented on the DO1–DO4 lines. Eight outputs are decoded by the segment PLA and brought out as 7 segments, BCD, or individually set outputs under program control. Display output timing is shown in Figure 5.

Serial data may be transferred from and into the accumulator A on the Serial Input (SI) and Serial Output (SO) lines. Decimal point position for serial data is given on  $S_p$ .

The MM5782 logic diagram is shown in *Figure 4*. Tables I and II list the instruction set and corresponding ROM Codes for the MM5781, MM5782 System.

#### TYPICAL CALCULATION TIMES

System calculation times will vary with the programmed algorithms. The formulas listed reflect one method.

Time to add or subtract two numbers:

 $T = ((2N + 20) M + 5N + 10) t_b$ 

N = number of digits per register

 $t_b$  = bit time = 10 $\mu$ s nominal

M = number of shifts required to align decimal point

■ Time to multiply two N-Digit numbers:

 $T = ((5N + 15) P + (4N + 20) N + 10) t_b$ 

P = sum of multiplier digits, i.e., if multiplier = 3211, P = 3 + 2 + 1 + 1 + = 7

Time to divide two N-digit numbers:


 $T = ((5N + 15) S + (14N + 40) N + 10) t_b$ 

S = sum of digits in answer, i.e., if answer = 1234,

S = 1 + 2 + 3 + 4 = 10

Time to enter a BCD number:

 $T = 13N t_b$ 



#### typical applications




FIGURE 6. Typical 10-Digit Scientific Calculator

Typical application of the MM5781, MM5782 set as a scientific calculator is shown in *Figure 6*. The MM5781 may be programmed to interface with most low cost keyboards which are often the least desirable from a false or multiple entry viewpoint.

When a key closure is sensed by the MM5781, an internal timeout may be programmed to occur. Noise voltages of significant magnitude which occur on the K1-K4 inputs cause the timeout period to be restarted. In this way a key closure is accepted as valid only after a predetermined noise-free period of time. Key release may be validated in the same manner.

#### typical applications (con't)




FIGURE 7. Multi-ROM System (Controller, Etc.)

Versatility of the COP set is illustrated in *Figure 7*, showing a multiple ROM system configured for an industrial controller application.

In this application, Control ROM A is programmed to debounce the keyboard inputs as described above.

Control ROMs B and C utilize the K1-K4 lines as general purpose wired inputs. If additional RAM is required, the MM5785 RAM Interface chip allows up to four 1024 x 1 RAMs to be accessed through the SI and SO parts of the MM5782.

# register and I/O port definitions

TABLE I.

	DESCRIPTIONS	DESIGNATIONS
MPE – MEMOI	RY AND PROCESSOR ELEMENT	
640-Bit RAM		M
10 Registers x 1	16 Digits x 4 Bits (r x d x z)	
8-Bit RAM Add	dress Register	В
B <sub>r</sub> (Registe	er) B <sub>d</sub> (Digit)	
4-Bit Accumula	ntor	Α
4-Bit Holding F	Register	н
1-Bit Carry Reg	jister	С
1 Latched Outp	out (Decimal Point)	Sp
4 Latched Digit	t Outputs	DO4-DO1
4 Latched Segn Direct or Deco	nent Outputs: ded to 7-Segment Outputs	S <sub>a</sub> –S <sub>g</sub>
Serial Input and	l Output	SI-SO
CRE CONTR	OL AND ROM ELEMENT	
16,384-Bit RO	vi .	18-11
11-Bit Program	Address Register	P
Page P <sub>p</sub> Word P <sub>w</sub>	(P11 – P7) (P6 – P1)	
2 x 11-Bit Prog	ram Address Save Registers	S <sub>A1</sub> -S <sub>A11</sub> S <sub>B1</sub> -S <sub>B11</sub>
4 General Purpo	ose Flags (Latched)	F1-F4
4 Keyboard Inp	outs	K1-K4
Static Switch In	nput	INB
Interrupt Input		IRB

#### standard instructions

<del></del>	MNEMONIC	DATA FLOW	STATUS - SKIP IF	DESCRIPTION
	EXC (r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r$		Exchange data word at M(B) with A  EXCLUSIVE-OR B <sub>r</sub> with r. r = 0, 1, 2, 3
erations	EXC —(r)	$A \leftrightarrow M (B)$ $B_r \oplus r \rightarrow B_r, B_d - 1 \rightarrow B_d$	B <sub>d</sub> → 15	Exchange and decrement B <sub>d</sub> EXCLUSIVE OR B <sub>r</sub> with r
Memory Digit Operations	EXC +(r)	$A \leftrightarrow M$ (B) $B_r \oplus r \rightarrow B_r$ , $B_d + 1 \rightarrow B_d$	$B_d \rightarrow 0 \text{ or}$ $B_d \rightarrow 13$	Exchange and increment B <sub>d</sub> EXCLUSIVE OR B <sub>r</sub> with r
emory [	MTA (r)	$M (B) \rightarrow A$ $B_r \oplus r \rightarrow B_r$		Load accumulator with data word at M (B)  EXCLUSIVE OR B <sub>r</sub> with r
	LM (Y)	$Y \rightarrow M (B)$ $B_d + 1 \rightarrow B_d$		Load memory with Y, Y = 0, 1, 2, 15 Increment B <sub>d</sub>
Memory Bit Operations	SM (Z)	1 → M (B, Z)		Set bit Z of M (B), Z = 1, 2, 4, 8
nory	RSM (Z)	$0 \rightarrow M (B, Z)$		Reset bit Z of M (B)
Op Mer	TM (Z)		M (B, Z) = 0	Test bit Z of M (B), skip if zero
ions	LB (r, d)	$r \rightarrow B_r$ , $d \rightarrow B_d$		r = 0, 1, 2, 3, d = 0, 11, 12, 13, 14, 15 Load B register. Successive LB's are ignored
Operat	LBL (I)	$18_{-5} \rightarrow B_r, 1_{4-1} \rightarrow B_d$		2 microcycle instruction. Load next ROM word into B register
Address	АТВ	$A \rightarrow B_d$		Transfer contents of accumulator to B <sub>d</sub> register
Memory Address Operations	вта	$B_d \rightarrow A$		Transfer contents of 8 <sub>d</sub> register to
_	HXBR	H ↔ B <sub>r</sub>		Exchange contents of H and B <sub>r</sub> registers

T	MNEMONIC	DATA FLOW	STATUS - SKIP IF	DESCRIPTION
	GO TO	I <sub>6</sub> - I <sub>1</sub> → P <sub>W</sub>		Load next ROM instruction address. If on
	(GO)	If Pp = 1111X:11110 → Pp		page 368 or 378 reset page address to 368
Ì	CALL	16 - I <sub>1</sub> → P <sub>W</sub> , IIIII → P <sub>P</sub>		Call subroutine. If not page 36g or 37g, set
		If Pp ≠ IIIIX: SA → SB,		page address to 378. Push down address
		P + 1 → S <sub>A</sub>		save registers
-	RET	S <sub>A</sub> → P		Pop up ROM address save registers
1		$S_B \rightarrow S_A$ , $S_B \rightarrow S_B$		
. 1	RETS	S <sub>A</sub> → P		RET, then skip next instruction upon return
. [		$S_B \rightarrow S_A, S_B \rightarrow S_B$	SKIP	
1	LG/GO	Load P		2 microcycle operation, long GO TO, load
			,	Pp and P <sub>W</sub>
Sio	LG/CALL	$S_A \rightarrow S_B$ , $P + 1 \rightarrow S_A$		2 microcycle operation. Long call. Load Pp
Control Functions	1	Load P		and P <sub>W</sub> . Push down address save registers
Ē.,	CALX (N)	In active CRE		2 microcycle operation, N = 1, 2, 3. Call
ž		P + 1 → SA		additional CRE (N). Push down address save
ಕಿ	İ	SA → SB		registers of active CRE. Load P of selected
		0 → P		CRE (N) from next instruction word
		In selected CRE -		
		$16 \rightarrow 11 \rightarrow PW$ $0 \rightarrow PP$		
				2 microcycle operation. Return to CRE (O).
	RTX (0)	In active CRE —		Pop up ROM address save registers in CRE (O).
		$P + 1 \rightarrow S_A, S_A \rightarrow S_B$ $0 \rightarrow P$		Push down ROM address save registers of active
		In CRE (O) -		CRE
		S <sub>A</sub> → P		
		S <sub>B</sub> → S <sub>A</sub>	· _	
	NOP		1	No operation
	AD	M + A → A		Add M (B) to A, store sum in A
		C + M + A → A		Add carry bit to M (B), add sum to A,
	ADD:	$0 \rightarrow C \text{ if } A < 10$	-	store sum in A
		1 → C if A ≥ 10	A < 10	Set C if $A \ge 10$ , reset C if $A < 10$
				Subtract A from M
	SUB	$M + \overline{A} + C \rightarrow A$		
		Overflow → C	Overflow	Overflow to C
raţi	COMP	Ā→A		One's complement of A to A
Arithmetic Operations	0TA	0 → A		Clear accumulator
Ę.	ADX (Y)	$A + Y \rightarrow A$	No overflow, Y ≠ 6	Add constant (Y) to A, store sum in A
Ĕ.				Y = 1, 2, 15
Ā	HXA	H↔A		Exchange contents of H register with A
	TAM	İ	A = M (B)	Compare contents of A to M (B), skip if
				A = M (B)
	sc	1 → C		Set C register
N .	RSC	0 → C		Reset C register
	· ·	1	C = 0	Skip if C = 0
· · · · · · · · · · · · · · · · · · ·	TC	P	U=0	
	втр	B <sub>d</sub> → DO1 — DO1	14	Transfer contents of B <sub>d</sub> to digit output latches
	DSPA	$A \rightarrow S_a - S_d$		A4-A1 to output latches, directly to outputs Sa-Sd
		$0 \rightarrow S_e - S_g$		0 to outputs S <sub>e</sub> —S <sub>g</sub> C to S <sub>p</sub> latch
part		$C \rightarrow S_p$		A to output latches, 7-segment decoded to Sa-Sg
) Out	DSPS	$A \rightarrow S_a - S_g$		C to So latch
Input/Output	1	C → S <sub>p</sub>		Exchange accumulator with serial input/output
5	AXO	SI → A		exchange accumulator with serial imput/output
	1	A → SO		N = 1, 2, 3, 4. Load F (N) from next instruction word
	LDF	I → F (N)		2 microcycle instruction
			+	
1.4 s 5 1	TIN	The second of the second	INB = 1	Test INB. Active state of input is programmable
est	TK (N)	if F4 = 0	K (N) = 1	N = 1, 2, 3, 4. Active state of input is programmable
	1	if F4 = 1	F (N) = 1	N = 1, 2, 3
=	1			
Input Test	ТКВ		K (N) = 1	N = 1, 2, 3, 4. Skip if any K input active

# operation codes

TABLE II.

	OF	CODE			MNEM	ONIC	
l <sub>8</sub> l <sub>7</sub>	16 15	l <sub>4</sub> l <sub>3</sub>	12 11	00	01	10	11
00	XX	00	- 00	NOP.	DSPA	COMP	OTA
00	XX	00	01	HXB <sub>r</sub>	DSPS	AXO	HXA
00	XX	00	10	ADD -	AD	SUB	TAM
00	XX	00	11	sc	LBL	RSC	LDF
00	××	01	00	TK1	TK2	ткз	TK4
00	XX	01	- 01	TIR	TKB	BTD	TIN
00	XX	01	10	MTA (r)			
00	XX	01	11	EXC (r)			
00	XX	10	00	EXC- (r)			
00	XX	10	01	EXC+ (r)			
00	XX	10	10	LB (r, 0)			
00	XX	10	11	LB (r, 11)			
00	xx	11	00	LB (r, 12)			
00	XX	11	01	LB (r, 13)			
00	XX	. 11	10	LB (r, 14)			
00	XX	11	11	LB (r, 15)			
01	00	00	xx	RET	RETS	RSM (8)	вта
01	00	01	xx	TM (1)	TM (2)	TM (4)	TM (8)
01.	00	10	xx	RSM (1)	SM (1)	SM (8)	RSM (4)
01	00	. 11	XX	RSM (2)	TC	SM (2)	SM (4)
01	01	00	xx	АТВ	ADX (1)	ADX (2)	ADX (3)
.01	-01	01	xx	ADX (4)	ADX (5)	ADX (6)	ADX (3)
01	01	10	xx	ADX (8)	ADX (9)	ADX (10)	ADX (7)
01	01	. 11	XX	ADX (12)	ADX (13)	ADX (14)	ADX (11)
01	10	00	×x	, CALX	LG (35, 34)	LG (33, 32)	LG (31, 30
01	10	01	xx	LG (27, 26)	LG (25, 24)	LG (33, 32)	LG (31, 30 LG (21, 20
01	10	10	XX	LG (17, 16)	LG (25, 24) LG (15, 14)	LG (23, 22)	LG (21, 20 LG (11, 10
01	10	11	xx	LG (7, 6)	LG (5, 4)	LG (13, 12)	LG (11, 10
01	11	00	xx	LM (0)	LM (1)	LM (2)	
01	11	01	××	LM (4)	LM (5)		LM (3)
01	11	10	XX	LM (8)	LM (9)	LM (6) LM (10)	LM (7)
01	11	11	XX .	LM (12)	LM (13)	LM (14)	LM (11)
10	xx	xx	xx	CALL	(10)	EM (14)	LM (15)
11	XX	XX ·	××	GO			



#### MM5785 RAM interface chip

#### general description

The MM5785 provides the required level conversion between the MM5782 or MM5799 Controller Oriented Processors and external RAM memory. It is intended for use with the MM74C930 and MM2102 1k RAMs as a means of expanding system data storage capability.

The MM5785 RAM Interface Element allows direct connection of four 1024 x 1 organized read/write memories to the processor. *Figure 1* is a block diagram of the element. Additional interface elements may be added using decoded digit lines from the decoder/driver as chip selects.

The chip contains a 9-stage address and control bit holding register, a 6-bit incrementing register, control logic and data buffers. A power-on sequence resets all registers when power is applied. (Figure 5.)

In operation, the chip select is energized and a synchronizing bit followed by the R/W mode select bit, four chip select bits (CSA-CSD), and the register select address bits (A9-A6) are shifted into the holding register (R) through the DIN input port. The 6-bit address register then sequentially addresses each of the 64 bits


within the selected register. In the Write mode, data to be stored is transferred from the processor on the D $_{\mbox{\scriptsize IN}}$  line and outputted to the memory on the DOR line. When reading, data flow is from the memory chip to the DIR pin. The data is buffered and shifted out to the processor on the DO line. All registers are cleared when the address sequence is complete.

Four to sixteen line decoding of the CSA—CSD lines allows addressing of as many as sixteen 1024-bit RAMs using a single MM5785. When interfacing memory circuits such as the MM74C930 or MM2102 to the MM5785, one transistor is required for the CSR (BAM control) line as shown in Figure 2.


#### features

- Directly interfaces the MM5782 and MM5799 Controller Oriented Processors to external RAM
- Compatible with low power CMOS MM74C130 or low cost MM2102 RAM
- Internal power-on clear

## block and connection diagrams



#### Dual-In-Line Package



Order Number MM5785N See Package 23

#### absolute maximum ratings

operating voltage range

Voltage at Any Pin Relative to VSS VSS + 0.3V to VSS - 12V (All Other Pins Connected to VSS)

Ambient Operating Temperature  $0^{\circ}C$  to  $+70^{\circ}C$ Ambient Storage Temperature  $-55^{\circ}C$  to  $+150^{\circ}C$ Lead Temperature (Soldering, 10 seconds)  $300^{\circ}C$ 

 $7.9V \le V_{SS} - V_{DD} \le 9.5V, 4.5V \le V_{CC} - V_{DD} \le 5.5V$  (VSS is always the most positive supply voltage)

# dc electrical characteristics (TA = 25°C)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
lpp	Operating Supply Current	V <sub>DD</sub> = V <sub>SS</sub> - 9.5V		8	15	mA
Icc	Operating Supply Current	Capacitive Loading Only			100	μΑ
Icc	Peak Current	C <sub>L</sub> = Max, R <sub>L</sub> = Open Circuit, Duration = 400 ns	1.		33	mA
	OSC Input Levels					
$V_{IH}$	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> - 7.9V	V <sub>SS</sub> -1.0			· v
VIL	Logical Low Level	V <sub>DD</sub> = V <sub>SS</sub> - 9.5V			V <sub>DD</sub> +1.5	V
	DIN, SYNC Input Levels				1 .	
$v_{iH}$	Logical High Level	$V_{DD} = V_{SS} - 7.9V$	V <sub>SS</sub> -1.2			V
$V_{IL}$	Logical Low Level	$V_{DD} = V_{SS} - 9.5V$			V <sub>SS</sub> -4.0	V
	DIR Input Levels					
$v_{IH}$	Logical High Level		V <sub>DD</sub> +2.0			V
VIL	Logical Low Level				V <sub>DD</sub> +0.4	V.
	Select Input Levels					
$V_{IH}$	Logical High Level	$V_{DD} = V_{SS} - 7.9V$	V <sub>SS</sub> -3.2			V
$V_{IL}$	Logical Low Level	V <sub>DD</sub> = V <sub>SS</sub> - 9.5V	V <sub>SS</sub> -4.5		V <sub>DD</sub> +1.5	· V
		7			V <sub>DD</sub> +1.5	V
ΉΗ	Input Current Level	V <sub>IH</sub> = V <sub>SS</sub> - 3.2V				
		V <sub>DD</sub> = V <sub>SS</sub> - 7.9V	-350			$\mu$ A
	CSR Output Levels					
$V_{\text{OH}}$	Logical High Level	I <sub>OH</sub> ≤−100 μA	V <sub>DD</sub> +0.8			V
VOL	Logical Low Level	I <sub>OL</sub> ≤ 10 μA			V <sub>DD</sub> +0.25	V
	DOR, WE, CS 1, A0-A9				. 1	
	and CSA—CSD Output Levels					
νон	Logical High Level	IOH ≤ −250 μA	V <sub>CC</sub> -1.0			V
VOL	Logical Low Level	I <sub>OL</sub> ≥ 10 μA			V <sub>DD</sub> +0.5	V
	DO Output Levels		i i			
$v_{OH}$	Logical High Level	$V_{DD} = V_{SS} - 7.9V$				
		I <sub>OH</sub> ≤−100 μA	V <sub>SS</sub> -0.5			V
$V_{OL}$	Logical Low Level	$V_{DD} = V_{SS} - 7.9V$				
		$I_{OL} \ge 25 \mu A$			V <sub>DD</sub> +3.7	V

#### ac electrical characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	OSC Input Frequency (1/tp)		320		400	kHz
,	OSC Duty Cycle	(Figure 3)	46	56	66	%
	OSC Input Transition Times					
tr	Rise Time	RC = 0.15 μs			350	ns
tf	Fall Time	$C_L = 25  pF$ , $R_L = 6  k\Omega$			50	ns
	SYNC Input Timing	(Figure 3)				
tB	Interval/Bit Time		10.0		12.5	, μs
tosch	Hold Time		100			ns
tstL	High-to-Low Set-Up Time		680			ns
t <sub>stH</sub>	Low-to-High Set-Up Time		100			ns
	DIN Input Timing					
t <sub>stn</sub>	Set-Up Time		2.5			μs
thn	Hold Time		1.0			μs
	DIR Input Timing	C <sub>L</sub> ≤ 50 pF				
t <sub>str</sub>	Set-Up Time		2.5			μs
thr	Hold Time		1.0			μs
	SELECT Input Timing	C <sub>LOAD</sub> ≤ 100 pF,				
	The SELECT Input is normally	(Figure 4)				
	75 bits wide and envelopes					
	the DIN input. The DOR out-					
	put is the logical-OR of			 		
	SELECT and DIN					
	DOR, A0-A9 Output Propaga-	C <sub>LOAD</sub> = 250 pF	v			
	tion Delays					
tpdL,		٠.			5.0	μs
tpdH						
	CSA—CSD Output Propaga-	C <sub>LOAD</sub> = 100 pF				
	tion Delays				_	
<sup>t</sup> pdL					5.0	μs
<sup>t</sup> pdH					10.0	μs
	WE and CS 1 Output Propaga-	C <sub>LOAD</sub> = 250 pF		-		
	tion Delays				0.5	
<sup>t</sup> pdL,			,		2.5	μs
<sup>t</sup> pdH	3					1
	DO Output Propagation Delays	C <sub>LOAD</sub> = 100 pF				
tpdL.					2.5	μs
tpdH						
	VSS Power "ON" Time			4.7		
$t_{po}$		(Figure 5)			1.0	ms

#### functional description




FIGURE 2. Hand-Held Calculator with Battery Augmented Memory (BAM)


A power-on sequence is necessary to clear all registers and condition the MM5785 for data entry. Timing is described in *Figure 5*. Select must be toggled once before starting.

An interface circuit is required in a non-volatile battery back-up system using the MM74C930. An example is shown in Figure 6. Before the MM5785 is selected,  $P_{ON}$  is at a logical high level, Q1 is "OFF," and the

RAMs are disabled. If system power is removed, VSS collapses to Gnd, Q1 remains "OFF" so that false data cannot be entered during power up.

During normal operation,  $P_{ON}$  is in a logical low state and when the MM5785 is selected, Q1 turns "ON" to enable the RAMs. R<sub>L</sub> is chosen from the CSR I<sub>OH</sub> spec to insure saturation of Q1. CSR timing is shown in *Figure 5*.






(b) Read Mode (WE at Logical High Level. A0-A9, CSA-CSD and CS1 have Same Timing as Write Mode)

Note 1. Osc input duty cycle = -


Note 2. SYNC provides a 1 of 4 timing relationship with osc input, to establish osc edges as references for I/O timing.

FIGURE 3. Input/Output Waveform Timing



Start bit is always positive logic "1," logical high level The above pattern indicates a write condition with CSA selected.

FIGURE 4. Typical Bit Pattern





#### MM5788 printer interface chip

#### general description


The MM5788 is an MOS/LSI device designed to interface the National Controller Oriented Processor sets with various rotating drum and start-stop printers, as shown in *Figure 1*. It will drive up to 20 parallel print columns, with controls for ribbon color, paper feed, and paper take-up. An additional 4-bit output port provides a 1 kHz tone signal and there are three general purpose outputs under control of the processor.

The MM5788 can also be used as a general purpose I/O chip. In this mode, ten column drivers are outputs and nine function as input/output ports, all under program control.

#### features

- Capable of driving Seiko Models 102, 104, 210, 220, 101T, 310 and 320 (20 columns)
- Paper feed inhibit for overprinting
- Multiple paper feeds (up to 15)
- Tone output for audio bleep under program control
- Internal power "ON" clear
- Single power supply operation
- TRI-STATE<sup>®</sup> handshake acknowledge to allow multiple MM5788's and other peripherals to be intermixed for system expansion
- General purpose I/O mode
- On-chip comparators to detect printer timing signals

#### block diagram



#### absolute maximum ratings

#### operating voltage range

Voltage at Any Pin Relative to Vss (All other pins connected to Vss) Ambient Operating Temperature  $\begin{array}{c} \text{Vss} + 0.3 \text{V to Vss} - 12.0 \text{V} \\ \text{Vss} + 0.3 \text{V to Vss} - 12.0 \text{V} \\ \text{O° C to } + 70 ^{\circ} \text{C} \\ \end{array}$ Ambient Storage Temperature Lead Temperature

-55°C to +150°C

 $6.5 \le V_{SS} - V_{DD} \le 9.5 V$  (VSS is always the most positive supply voltage)


#### dc electrical characteristics (Ambient Operating Temperature)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
IDD	Operating Supply Current	T <sub>A</sub> = 25°C				
		V <sub>DD</sub> = V <sub>SS</sub> -9.5V	ŀ	10		mA
	OSC Input Levels					
VIH	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> -6.5V	V <sub>SS</sub> -0.8		l	l v
* 111	<b></b>	V <sub>DD</sub> = V <sub>SS</sub> -7.9V	V <sub>SS</sub> -1.0	·	l	v
VIL	Logical Low Level	V <sub>DD</sub> = V <sub>SS</sub> -9.5V	00		V <sub>DD</sub> +1.5	V
	SYNC, DATA, and C2 through				1	
	C10 Input Levels					
VIН	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> -6.5V	V <sub>SS</sub> -1.0			V
* 117	Logica (ng./ Lote:	V <sub>DD</sub> = V <sub>SS</sub> -7.9V	V <sub>SS</sub> -1.2			l v
VIL	Logical Low Level	V <sub>DD</sub> = V <sub>SS</sub> -9.5V	35	·	V <sub>SS</sub> -4.0	V
	· · ·	33			"	
	CS (Chip Select) Input Levels  Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> -6.5V	V <sub>SS</sub> 2.0		l	V .
۷ін	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> = 0.5 V V <sub>DD</sub> = V <sub>SS</sub> = 7.9 V	V <sub>SS</sub> -3.2	·	1	ľ
		V <sub>DD</sub> = V <sub>SS</sub> = 7.5 V V <sub>DD</sub> = V <sub>SS</sub> = 9.5 V	VSS -4.2			v v
VIL	Logical Low Level	$V_{SS} = 9.5V \le V_{DD} \le V_{SS} = 6.5V$	755 4.2	·	V <sub>DD</sub> +1.0	V
IIH	Input Current	V <sub>DD</sub> = V <sub>SS</sub> -7.9V				
'IM	mpac danene	V <sub>IH</sub> = V <sub>SS</sub> -3.2V	-350		1	μА
		VIH V55 5.2V	000		1	"
	PF, RRIB, PRG, PTU and PRM		İ		1	
	Output Levels	V V - 00V	0.7		l	
ЮН	Logical High Level	V <sub>OH</sub> = V <sub>SS</sub> -0.9V,	-0.7			mA
		V <sub>DD</sub> = V <sub>SS</sub> -7.9V			-3.0	
		V <sub>OH</sub> = V <sub>SS</sub> -0.9V,			-3.0	mA
		V <sub>DD</sub> = V <sub>SS</sub> -9.5V			1	
	C1 through C20 Output Levels					
lОН	Logical High Level	V <sub>OH</sub> = V <sub>SS</sub> -0.9V,	-0.7		İ	mA
		V <sub>DD</sub> = V <sub>SS</sub> -7.9V				_
		V <sub>OH</sub> = V <sub>SS</sub> -0.9V,			-3.0	mA
	•	V <sub>DD</sub> = V <sub>SS</sub> -9.5V				
	T <sub>p</sub> , T <sub>r</sub> Input Levels		1			
$V_{IH}$	Logical High Level		V <sub>DD</sub> +0.3		}	V
VIL	Logical Low Level				V <sub>DD</sub> +0.1	V
	AK Output Levels					, ·
۷он	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> -6.5V	V <sub>SS</sub> -0.9		1	V
		I <sub>OH</sub>   < 100μΑ				
VOL	Logical Low Level	$V_{SS} - 9.5V \le V_{DD} \le V_{SS} - 6.5V$			V <sub>SS</sub> +3.7	V
		I <sub>OL</sub>   < 25μΑ				
	X0, X1, X2 and X3				1	
	Output Level		.	, ·		
ЮН	Logical High Level	VOH = VSS-0.9V,	-0.7			mA
		V <sub>DD</sub> = V <sub>SS</sub> ~7.9V				
		V <sub>OH</sub> = V <sub>SS</sub> -0.9V,			-3.0	mA
		V <sub>DD</sub> = V <sub>SS</sub> -9.5V			1	
	AK TRI-STATE Outputs					
ЮН	Unselected Level	V <sub>O</sub> = V <sub>SS</sub> -0.5V, CS = V <sub>IH</sub>	-10		+10	μΑ
IOL	2.130100100 20101	V <sub>O</sub> = V <sub>DD</sub> +0.5V, CS = V <sub>1H</sub>	-10		+10	μΑ
		1 0 00		1	1	1 ",

#### ac electrical characteristics

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t <sub>b</sub>	Bit Time	(Figure 5)	10		12.5	μs
	OSC Duty Cycle	(Figure 4)	46	56	66	%
1/tp	OSC Input Frequency	(Figure 4)	320		400	kHz
	OSC Input Transition Times	V <sub>DD</sub> = V <sub>SS</sub> -9.5V, RC = 0.15μs, (Figure 4)				
t <sub>r</sub>	Rise Time		·		350	ns
tf	Fall Time				50	ns
	SYNC Input Timing	V <sub>DD</sub> = V <sub>SS</sub> -7.9V, (Figure 4)				
tosch	Hold Time	·	100			ns
t <sub>stl</sub>	High-to-Low Set-Up Time	1	680			ns
tsth	Low-to-High Set-Up Time		100			ns
	CS Input Transition Times	V <sub>DD</sub> = V <sub>SS</sub> -7.9V, (Figure 4)			1.	
t <sub>r</sub>	Rise Time Fall Time				2.0	μs
t <sub>f</sub>		·			10.0	μs
t <sub>pdl</sub>	High-to-Low Propagation Time				0.5	μs
<sup>t</sup> pdh	Low-to-High Propagation Time				2.5	μs
	AK Output Transition Times	$V_{DD} = V_{SS}-6.5V$ , $C_L \le 100 pF$ , (Figure 5)				-
t <sub>r</sub>	Rise Time				1.4	μs
tf	Fall Time				2.3	μs
tpdl	High-to-Low Propagation Time				3	. μs
<sup>t</sup> pdh	Low-to-High Propagation Time	•			2.4	μs
	PF, RRIB, PRG, PTU, PRM, TONE,	V <sub>DD</sub> = V <sub>SS</sub> -6.5V, C <sub>L</sub> = 100 pF,				
	C1-C20 and X1-X3	R <sub>EXT</sub> = 10k, (Figure 5)				
t <sub>r</sub> t <sub>f</sub>	Rise Time Fall Time				3	μs
					4.5	μs
<sup>t</sup> pdl	High-to-Low Propagation Time				4.5	μs
<sup>t</sup> pdh	Low-to-High Propagation Time				4	μs

#### connection diagram (Dual-In-Line Package, Top View)



See Package 24

#### Pin Descriptions

Inputs OSC SYNC 400 kHz input from system oscillatorSYNC signal input from MM5782 CS A logical low level enables the chip Data Input for control and data to be printed TP, TR Inputs for synchronizing pulses from the controlled printer Outputs AK Handshake output—functions as "READY" flag. Responds to CS with logical high level if ready to accept data in Printer Control Mode. Operates as serial data output in general purpose I/O mode. TRI-STATE

Paper feed control PTU PRG Paper take up control Individual paper feed controls for dual tape printers such as the Seiko 101T

RRIB

Ribbon color control

1 kHz Tone Output under program control
General purpose latched outputs under program control X0 X1–X3

X1 — X1 — General purpose latched outputs under program control C1—C20 — Column drive outputs (BCD digits 1—20 in command data field)

The PF, PTU, PRG, PRM, RRIB and X0-X3 outputs are controlled by command and operand signals from the MPE of the TCS processor set. Figure 3 shows a timing example. Table I lists the various instruction codes.

#### functional description

The MM5788 timing is derived from an external 400 kHz oscillator (OSC) which also drives the MM5781, MM5782 processor. Bit synchronization is attained by using the processor SYNC output together with OSC to generate the 100 kHz internal clocks. All interface signals between the MM5788 and the processor are designed to move on the rising edge of OSC and be sampled on the falling edge of OSC.

#### PROCESSOR HANDSHAKE


The MM5788 receives commands and data serially from the processor. The handshake sequence is as follows: with timing diagram shown in *Figure 2*.

- The processor drives the Chip Select (CS) line to a logic low level state, enabling the TRI-STATE buffer on the MM5788 acknowledge output (AK).
- The AK output responds with a logic high state if ready to accept data or a logic low state if busy.

- If AK is a logic high state, the processor waits for a start window (logic low state) on the AK line. The window is 4-bits wide and is used to synchronize the internal recirculating registers with the incoming data stream. The wait time is from 1 to 36 bit times.
- Upon detection of the start window, the processor sends a serial data stream on the DATA line. This data stream consists of a start bit (logic high state) followed by a 4-bit command, a 4-bit operand, and up to 80 bits (20 digits) of BCD data. The BCD digits 1—20 correspond to column outputs C1—C20, respectively.
- The MM5788, responding to the start bit, shifts in the next 88 bits from the DATA line, drives AK to a low state, decodes and carries out the action specified by the command. The processor need send only the 4-bit command, the Operand and Data fields are optional.

TABLE I. Instruction Codes for MM5788

	со	DE			
INSTRUCTION	OPERAND	COMMAND	DESCRIPTION		
Print MOD 310	1000	OXYZ	X = 0 Print Black		
Others	0000	OXYZ	X = 1 Print Red		
		·	YZ = 00 Feed M, G		
			YZ = 01 Feed G		
			YZ = 10 Feed M		
			YZ = 11 No M,G Paperfeed		
Paper Feed	ABCD	10YZ			
Lines Fed					
1	0000		YZ = 00 Feed M,G		
15	1000		YZ = 01 Feed G		
14	1100		YZ = 10 Feed M		
13	1010		YZ = 11 No M,G Feed		
12	0111				
11	0100		·		
10	0110				
9	1101				
8	0011				
7	0010	:			
6	1011				
5	1110	•			
4	0001				
3	1001				
2	0101				
1	1111				
Read External			Load C2-C10 serially on to AK		
xxxx	dddd	1110	·		
Reset		14			
Model 310, 320	10dd	1111			
102, 104, 210, 220	01dd	1111 :			
101T	11dd	1111			
Load	X3X2X1X0	1100	Load Operand X3X2X1X0 into output latch		
•	dddd	1101	Load data field into output buffer register		



functional description (con'd)

FIGURE 1. Typical Printing Calculator Application




FIGURE 2. Handshake Timing




FIGURE 3. Timing Example for Printing 123. in Red on Seiko 102 Printer






FIGURE 4. Input Waveform Timing




FIGURE 5. Output Waveform Timing

#### MM5799 Controller Oriented Processor


#### general description

The MM5799 is an MOS/LSI device containing all system timing, logic, RAM and control ROM functions required for implementation of a Controller Oriented Processor. It is capable of scanning up to 56 keyboard switches or data may be entered as BCD data words. Eight outputs present information in either BCD or 7-segment plus decimal point format and 4 additional latched outputs provide encoded digit timing information. Serial I/O ports allow expansion of the basic 384-bit RAM store and interface to peripheral equipment such as printers. The circuit is capable of being programmed to perform a wide range of customer specified computation and control functions.

#### features

- 10μs microinstruction cycle time
- 1536 microinstruction ROM (8-bit instruction set)

- 384-bit RAM (96-digit)
- 5 data or control inputs that provide keyboard scanning or BCD inputs
- Internal power on clear with programmable external override
- Serial input and serial output for data storage expansion or interface with a variety of peripheral interface
- 3 general purpose input/output lines plus "blanking" output
- 8 fully programmable outputs (7-segment, BCD, etc.)
- Internal or external oscillator
- Single power supply operation
- Direct segment drive of LED's
- Fully compatible with TCS peripheral interface elements and can be programmed to function as a secondary processor element in TCS system



#### absolute maximum ratings

Voltage at Any Pin Relative to VSS
(All Other Pins Connected to VSS)
Ambient Operating Temperature

 $V_{SS}$  +0.3V to  $V_{SS}$  –12V

0°C to +70°C -55°C to +125°C 300°C

Ambient Storage Temperature Lead Temperature (Soldering, 10 seconds)

# $\textbf{dc electrical characteristics} \quad 0^{\circ}\text{C} \leq \text{T}_{A} \leq +70^{\circ}\text{C}, 7.9\text{V} \leq \text{V}_{SS} - \text{V}_{DD} \leq 9.5\text{V unless otherwise stated}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Operating Voltage (VSS - VDD)		7.9		9.5	V	
Operating Supply Current (I <sub>DD</sub> )	$V_{SS} - V_{DD} = 9.5V$ , $T_A = 25^{\circ}C$ (Excluding Outputs)		12	18	mA	
Osc Input Voltage Levels						
Logic High Level (V <sub>IH</sub> )	$V_{SS} - V_{DD} = 7.9V$	V <sub>SS</sub> -1.0			V	
Logic Low Level (V <sub>IL</sub> )	$V_{SS} - V_{DD} = 9.5V$			V <sub>DD</sub> +1.5	V	
Osc Input Resistance To VSS	Two Options	1000	3		kΩ	
			6		kΩ	
INB, K1-K4, F1F3	(For Keyboard)					
Input Voltage Levels	(i di Reyboard)					
Logic High Level (VIH)	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V	V <sub>SS</sub> -3.2		Vss	V	
Logio riigii Level (V IM)	V <sub>SS</sub> - V <sub>DD</sub> = 9.5V	V <sub>SS</sub> -4.5		VSS	V	
Logic Low Level (VII)	133 100 0.01	. 155 7.3		V <sub>DD</sub> +1.5	V	
	(0.1			V00,113	1	
INB, K1-K4 Input Voltage Levels	(As Logic Input)					
Input High Level (VIH)		V <sub>SS</sub> -1.0			V	
Input Low Level (VIL)				V <sub>SS</sub> -4	V	
INB, K1-K4 Input Current Levels	(Through Keyboard)			1	1	
Input High Level (IIH)	$V_{IH} = V_{SS} - 3.2V$			-350	μΑ .	
Input Low Level (IIL)	VIL = VSS - 32V, Fluorescent Display	-20	·		μΑ	
D03 Input Voltage Levels	(See Option 10)				1	
Logic High Level (VIH)	$7.9V \le V_{SS} - V_{DD} \le 9.5V$	V <sub>SS</sub> -3.5			V	
Logic Low Level (VIL)	V <sub>S</sub> S - V <sub>DD</sub> = 7.9V			V <sub>DD</sub> +2.5	V	
·	V <sub>SS</sub> V <sub>DD</sub> = 9.5V		-	V <sub>DD</sub> +3.0	v	
SI and Sync Input Voltage Levels						
Logic High Level (VIH)	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V	V <sub>SS</sub> -1.2			l v	
Logic Low Level (VIL)	V <sub>SS</sub> – V <sub>DD</sub> = 7.9V	00		V <sub>SS</sub> -4.0	l v	
D01, D02, D04 Output Voltage				"		
Levels (Encoded Digit)	•					
Logic High Level (VOH)	R <sub>1</sub> = 150 kΩ	V <sub>SS</sub> -1.0		v <sub>SS</sub>	v	
Logic Low Level (VOI )	$I_{OL} = 3\mu A$ (If Load Present)	VSS 1.0		V <sub>DD</sub> +0.5	V	
Logic High Level Current (IOH)	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V			V 00 . 5.5	•	
3 3 1 3 1	V <sub>OH</sub> = V <sub>DD</sub> + 1.5V			-260	μΑ	
003 Output Voltage Levels	9,, 99					
Logic High Level (VOH)	R <sub>L</sub> = 150 kΩ	V==-1.0		V		
Logic Low Level (VOL)	IOL = 3µA (Load Present)	V <sub>SS</sub> -1.0		VSS	V V	
Logic High Level Current (IOH)	Battery Low "OFF," from DS8664	VDD		V <sub>DD</sub> +0.5	V	
Logic riigii Level Garrett (IOH)	V <sub>OH</sub> = V <sub>DD</sub> + 3V		,		1	
	V <sub>SS</sub> - V <sub>DD</sub> = 9.5V	-1.3		-0.3	mA	
	V <sub>OH</sub> = V <sub>DD</sub> + 2.5V	1.0		0.5	"'^	
	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V	-1.0		-0.4	mA	
Į	Battery Low "ON," from DS8664				107	
	V <sub>OH</sub> = V <sub>SS</sub> - 3V					
	V <sub>SS</sub> - V <sub>DD</sub> = 7.9V			-0.3	mA	
	V <sub>OH</sub> = V <sub>SS</sub> – 3V					
2.5	V <sub>SS</sub> - V <sub>DD</sub> = 9.5V			-0.4	mA	
Sa-Sq and Sp Output Current Levels	(see option 7)					
Logic High Level Current (IOH)	VOH = VDD + 3V					
Fodio Ludii Fessi onitatir (IOH)	5 mA Min	-20	-10	-5	^	
į	3 mA Min	-20 -12		−5 −3	mA	
Logic Low Level Current (IOL)	i i	-12	-6	-3	mA	
Togic Fow Fever outlett (IOF)	VOL = VDD + 0.5V, (See Option 8) Open Drain	-1		1	,,,	
	Load Device to VDD	3		15	μΑ	
	read period to ADD	٠,		19	μΑ	

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
SO and Sync Output Voltage Levels	(With Load and Driver to V <sub>DD</sub> )					
	$V_{SS} - V_{DD} = 7.9V$			2.10	-	
Logic High Level (VOH)	$I_{OH} = -100\mu A$	V <sub>SS</sub> -0.5		VSS	V	
Logic Low Level (VOL)	IOL = 15µA	V <sub>DD</sub>		V <sub>DD</sub> +3.7	V	
F1, F2, F3 Output Voltage Levels					-	
Logic High Level (VOH)	10H = -30µA	V <sub>SS</sub> -1.5			V	
Logic Low Level (VOL)	IOL = 3µA	"		V <sub>DD</sub> +1.0	. · · · · v	
Blk Output Voltage Levels						
Logic High Level (VOH)	I <sub>OH</sub> = -0.5 mA	V <sub>SS</sub> -1.5			v	
Logic Low Level (VOI )	IOL = 5µA	1 33		V <sub>DD</sub> +1.0	v	
	· · · · · · · · · · · · · · · · · · ·	1		100		
Osc Output Current Levels	(Output with Load to VDD)	1 - 1		-1.0		
Logic High Level Current (IOH)	$V_{OH} = V_{DD} + 1.5V$	1		-1.0	mA.	
Logic Low Level Current (IOL)	$V_{OL} = V_{DD} + 0.5V$	3.0			μΑ	
Keyboard Key Resistance (RKEY)						
(INB, K1-K4, F1-F3)	LED Display Interface			200	Ω	
	Fluorescent Display Interface			50	kΩ	
INTERFACING WITH MOS						
All Outputs		1 1				
Output High Voltage (VOH)		Vss-1		Vss	V	
Output Low Voltage (VOL)	(On-Chip Loads at Outputs)	$v_{DD}$		V <sub>DD</sub> +1	V	
INB, K1-K4 Input Voltages	(No Input Loads)					
Input High Voltage (VIH)		V <sub>SS</sub> -1		Vss	V	
Input Low Voltage (VOI )		VDD		V <sub>SS</sub> -4	v	

# ac electrical characteristics (0°C $\leq$ TA $\leq$ +70°C, 7.9V $\leq$ VSS - VDD $\leq$ 9.5V unless otherwise stated)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Osc Input Frequency		320		400		
Osc Duty Cycle (Figure 2)		46	. 56	66	%	
Osc Input Rise Time (t <sub>r</sub> ) Fall Time (t <sub>f</sub> )	$C_L = 25 \text{ pF}, R_L = 6 \text{ k}\Omega$ $RC = 0.15\mu\text{s}$			350 50	ns ns	
Sync Input Timing Interval (tg. Bit Time) Low Hold Time (tOXH) High Hold Time (tOSCH) Low Set-Up Time (tSTL) High Set-Up Time (tSTH)		10 100 100 680 100		12.5	μs ns ns ns	
K1-K4, INB, F1-F3, D03 Input Timing <sup>†</sup> SK <sup>†</sup> LK		1.75 1.0			μs μs	
SI Input Timing  tSX  tHLDX		1.5 0.5			μs μs	
BLK Output Timing  tpdBLK  trb  F1, F2, F3 Output Timing  tpdf	$C_{LOAD}$ = 50 pF $C_{LOAD} \le 20$ pF $C_{LOAD}$ = 100 pF	0.3		4.4 4.4	μs μs μs	
Osc Output Frequency Osc Output Duty Cycle Sync Output Timing		130 33	56	450 68	kHz %	
Interval (TB, BIt Time)  †pdsL  †pdsH  †HS	(For On-Chip Oscillator) CL = 250 pF	8.8 0.1 0.1 0.1		30 1.65 1.25 0.8	μs μs μs μs	
D01, D02, D03, D04, S0 Output Timing <sup>t</sup> pd	$C_L = 100 pF (D01-D04)$ $C_L = 250 pF (S0)$	0.5		4.0	μs	
S <sub>a</sub> —S <sub>g</sub> , S <sub>p</sub> Output Timing (t <sub>pd</sub> SEG) Interdigit Blanking Time (T1)				6.0 7.5	μs μs	

#### options

In addition to internal programming, for various applications, the following input/output options increase flexibility of the MM5799 for both calculator and other computational operations.


- 1) On-chip oscillator with oscillator output or external oscillator with on-chip load resistor (6 k $\Omega$  or 3 k $\Omega$  to VSS)
- SYNC pin an output or input. The SYNC pin defines the beginning of an internal cycle time, φ<sub>1</sub>, during coincidence of low levels on OSC and SYNC, as shown in Figures 2(a) and 2(b).
- 3) DO3 can be an output, an input or both.
- RAM can be organized as 8 registers of 12 digits or 6 registers of 16 digits.
- The shift register can be organized in either of the following two modes:
  - Data is shifted continuously from SI through a 4-bit register to S0. An AXO instruction exchanges contents of register A with contents of shift register. The lowest order bit is shifted out on S0.

- ii) The input of the shift register is tied to one. AX0 inputs SI to the most significant bit of A and A is shifted out of S0. Therefore, SI can be an input which does not affect S0.
- The EXC+ instruction can be modified not to skip on B going to 13.
- 7) Segment outputs can be programmed for a minimum source current of 3 mA or 5 mA.
- All outputs may be open drain or have a load device to Vpp. In addition S0 may also have an active driver to Vpp.
- Power-on-reset may be brought in as an external reset pin.
- 10) The K inputs and INB may be active high or active low. The switching levels can be set for a keyboard or for a logic input. Input loads can go to VSS, VDD or be absent. And the inputs can be made to withstand —35V for interfacing with fluorescent displays.
- The decodes of the BCD to segment PLA are maskprogrammable for any characters (except 8).

#### TTL interface

The MM5799 can interface with LPTTL with the external components shown below. The MM5799 outputs source current to provide a "1" level to LPTTL and external resistors must be provided to sink current for a "0" level. When driving the MM5799 from LPTTL

an on-chip load to VSS on the K inputs and INB insure a proper high level. An external resistor to VSS must be supplied on the SI input to overcome a load device to  $V_{DD}$  on that pin.



 $8.4~k\Omega$  is the maximum resistor that will still sink one LPTTL load and the lower resistor value still allows a 2.7V  $^{\prime\prime}1^{\prime\prime}$  level for Rs0, Rs1 and Rr. Rr of 2.8k will overcome the device on SI and  $680\Omega$  is the minimum resistor that LPTTL can sink.

$$\begin{split} &670\Omega \leq \mathsf{R_{SI}} \leq 2.81 \; k\Omega \\ &3.5 \; k\Omega \leq \mathsf{R_{S0}} \leq 8.4 \; k\Omega \\ &1.9 \; k\Omega \leq \mathsf{R_{S}} \leq 8.4 \; k\Omega \\ &4.6 \; k\Omega \leq \mathsf{R_{F}} \leq 8.4 \; k\Omega \end{split}$$

### switching time waveforms




FIGURE 2(a). Input/Output Timing Diagram (External SYNC)





FIGURE 2(b). Input/Output Timing Diagram (Internal SYNC)

#### connection diagram



Order Number MM5799N See Package 23

#### functional description

A block diagram of the MM5799 is shown in *Figure 1*. The control ROM is organized as 1,536 8-bit instruction words. ROM addressing is by an 11-bit Program Counter Register P and 2 push-down address save registers, SA and SB. Internal data flow, storage, and input/output lines are controlled by 8-bit ROM instruction words.

Arithmetic and logic functions are performed in the 4-bit adder with results stored in accumulator A.

The RAM contains 384 bits, addressed as 96 4-bit words. Register lengths are under program control; e.g., the memory can be formatted as 6 registers  $\times$  16 digits, 8 registers  $\times$  12 digits.

Seven outputs are decoded by the segment PLA and brought out as either BCD or 7-segment information depending on the software program. Decimal position is brought out on the Sp line. The segment and decimal point output buffers are capable of driving LED displays directly. Digit timing information for driving displays and external keyboard scanning is encoded into a 4-bit code and brought out on the digit output lines D01–D04 and used by the DS8664, DS8665, DS8666,

DS8881 or DS8882 Decoder/Drivers to generate up to 14 digit outputs. A 2-bit code is used in systems employing the DS8874 Decoder/Driver (Figures 4 and 5).

Serial input and output ports (SI and SO) are provided for accessing external RAM and interfacing with peripheral equipment such as printers.

4 K-inputs may be used for direct data inputs or as key inputs scanned by 14 externally decoded digit output lines (D01–D04) for up to 56-key keyboards. There are 3 additional general purpose latched input/output ports, F1–F3. The BLK output is used as a blanking signal for the digit decoder/driver. One general purpose input INB can be tested under program control.

The MM5799 has an internal power-on clear which is initiated when the V<sub>DD</sub> supply has reached a nominal value of V<sub>SS</sub>-6V. The power-on clear is then extended for an additional 1 ms. External power-on clear can be provided which will override the internal clear when power supply turn-on time is not within the design specification of the MM5799, see Options, no. 9.

# register and I/O port definitions

DESCRIPTIONS	DESIGNATIONS
12,288-bit Control ROM 1,536 words x 8 bits (24 pages of 64 words)	l8-l1
11-bit Program Register	P
Page P <sub>p</sub> (P11 – P7) Word P <sub>W</sub> (P6 – P1)	
2 x 11-bit Program Address Save Registers	SA, SB
384-bit RAM organized as 8 registers x 12 digits x 4 bits $(r \times d \times z)$ or $6 \times 16 \times 4$	<b>M</b>
7-bit RAM Address Register	В
Register B <sub>r</sub> (B7 — B5) Digit B <sub>d</sub> ( B4 — B1)	
4-Bit Accumulator	Α
4-bit Holding Register	Н
1-bit Carry Register	С
4 Data or Control Inputs	K1-K4
3 General Purpose Programmable Input/Output Lines	F1-F3
8 Latched Programmable Outputs $(S_a-S_d$ available as BCD under program control)	S <sub>a</sub> -S <sub>g</sub> , S <sub>p</sub>
General Purpose Input	INB
4 Latched Digit Outputs	D04-D01
Serial Input and Output Ports	SI and SO
Blanking Signal Output	BLK

# standard instructions

	MNEMONIC	DATA FLOW	SKIP IF	DESCRIPTION
	AD .	M + A → A		Add M (B) to A, store sum in A
	ÁDD	C + M + A → A		Add carry bit to M (B). Add sum to A, store sum in A
		$1 \rightarrow C \text{ if } A \ge 10$ $0 \rightarrow C \text{ if } A < 10$	A < 10	Set C if A $\geq$ 10, reset C if A $\leq$ 10
	SUB	$M + \overline{A} + C \rightarrow A$		Subtract A from M
2		Overflow → C	Overflow	Overflow to C
ratio	COMP	Ā→A		One's complement of A to A
Ö	ОТА	0 → A		Clear Accumulator
Arithmetic Operations	ADX (Y)	$A + Y \rightarrow A$	No overflow and Y ≠ 6	Add constant (Y) to A. Store sum in A. $Y = 1, 2 \dots 15$
Ą	нха	H ↔ A		Exchange contents of H register with A
	ТАМ		A = M (B)	Compare contents of A to M (B), skip if A = M (B)
	sc	1 → C		Set C register
	RSC	o→c		Reset C register
	тс		C= 0	Skip if C = 0
	TIN	And the second	INB = 1	Test INB. Active state of input is programmable
, te	TF (N)		F (N) = 0	Test F (N) pin. N = 1, 2, 3
Input Test	ТКВ		K = 1	Skip if any K input active. Active state of input is programmable
- 1 - <del>-</del> 1	TIR		DO3 = 0	Test DO3 pin as input

	MNEMONIC	DATA FLOW	SKIP IF	DESCRIPTION
	BTD .	$\overline{B_d} \rightarrow DO4 - DO1$		Transfer contents of B <sub>d</sub> to digit output latches, turns BLK output low for one cycle time
,	DSPA	$A \rightarrow S_a - S_d$		$A4 - A1$ to output latches, directly to outputs $S_a - S_d$ .
		$H \rightarrow S_e - S_g$		$H3 - H1$ to output latches, direct to $S_e - S_q$ .
		$\overline{C} \rightarrow S_p$		C to Sp latch
th of	DSPS	$A \rightarrow S_a - S_g$		A to output latches, 7-segment decoded to $S_a - S_q$ .
ō,		$\overline{c}$ → $s_p$		Segment decode is programmable. $\overline{C}$ to $S_p$ latch
Input/Output	AXO	SI → A		Exchange accumulator with serial input/output
_	LDF	A → SO		
	LD!	If $\overline{16}^*: \overline{15}^* \to F3$ If $\overline{14}^*: \overline{13}^* \to F2$		N = 1, 2, 3. Load F (N) from next instruction word.
1		If $\overline{l_2}^*: \overline{l_1}^* \to F1$		2 microcycle instruction
	READ	K4 – K1 → A		Read K inputs to A. Active state of input is programmable
	GO TO (GO)	I <sub>6</sub> − I <sub>1</sub> → P <sub>W</sub>		Load next ROM instruction address
		If Pp = 1111 X :		
٠.		11110 → Pp		If on page 368 or 378 reset page address to 368 (Note 1)
	CALL	I <sub>6</sub> - I <sub>1</sub> → P <sub>W</sub> ,		Call subroutine. If not on page 36g or 37g, push down
		IIIII → Pp		address save registers. Set page address to 378
		If Pp≠ IIIIX:		, , , , , , , , , , , , , , , , , , , ,
tion		SA → SB,		
nuc	DET	P + 1 → SA		
Control Functions	RET	$SA \rightarrow P$ $SB \rightarrow SA, SB \rightarrow SB$		Pop up ROM address save registers
ont				
٠	RETS	SA → P		RET, then skip next instruction upon return
		SB → SA, SB → SB	SKIP	
	LG/GO	Load P		2 microcycle operation. Long GO TO, Load
		$14 - 11, 18^* \rightarrow P_p$ $16^* - 11^* \rightarrow P_W$		Pp and P <sub>W</sub> (Note 1)
	LG/CALL	SA → SB, P + 1 → SA		•
	EdioALL	Load P		2 microcycle operation. Long call."Load Pp and Pw. Push down address save register (Note 1)
	NOP			No operation
-	EXC (r)	A ↔ M (B)		The second secon
*	27.0 (17)	$B_r \oplus r \rightarrow B_r$		Exchange data word at M (B) with A. EXCLUSIVE-OR $B_r$ with r. r = 0, 1, 2, 3
5.5	EXC -(r)	A ↔ M (B)		Exchange and decrement B <sub>d</sub>
s e		$B_r \oplus r \rightarrow B_r$	B <sub>d</sub> → 15	EXCLUSIVE-OR B <sub>r</sub> with r. r = 0, 1, 2, 3
erati		$B_d - 1 \rightarrow B_d$		, , , , , , , , , , , , , , , , , , ,
Memory Digit Operations	EXC +(r)	A ↔ M (B)	$B_d \rightarrow 0$ or	Exchange and increment B <sub>d</sub>
Digi		$B_r \oplus r \rightarrow B_r$	B <sub>d</sub> → 13	EXCLUSIVE OR $B_r$ with $r$ , $r = 0, 1, 2, 3$
<u>\$</u>		$B_d + 1 \rightarrow B_d$		
Mem	MTA (r)	M (B) → A		Load accumulator with data word M (B)
		$B_r \oplus r \rightarrow B_r$	•	EXCLUSIVE OR $B_r$ with r. $r = 0, 1, 2, 3$
l	LM (Y)	Y → M (B) B <sub>-1</sub> + 1 → B <sub>-1</sub>		Load memory with Y. Y = 0, 1, 2, 15
# =	SM (Z)	$B_d + 1 \rightarrow B_d$ $1 \rightarrow M (B, Z)$		Increment Bd
y Bir	RSM (Z)	0 → M (B, Z)		Set Bit Z of M (B), Z = 1, 2, 4, 8
ory E		J W (U, Z)	M (P. 7) = 0	Reset Bit Z of M (B)
Jperation	TM (7)		M(B, Z) = 0 .	Test Bit Z of M (B), skip if 0
Memory Bit Operations	TM (Z)	D D		
	TM (Z)	$r \rightarrow B_r$ , $d \rightarrow B_d$		r = 0, 1, 2, 3. d = 0 , 11, 12, 13, 14, 15.
		$r \rightarrow B_r$ , $d \rightarrow B_d$		Load B register. Successive LB's are ignored
				Load B register. Successive LB's are ignored (Note 2)
	LB (r, d)	$r \rightarrow B_r$ , $d \rightarrow B_d$ $17^* - 15^* \rightarrow B_r$ , $14^* - 11^* \rightarrow B_d$	•	Load B register. Successive LB's are ignored
	LB (r, d)	$17^* - 15^* \rightarrow B_r$		Load B register. Successive LB's are ignored (Note 2)  2 microcycle instruction. Load next ROM word into B register
	LB (r, d)	$17^* - 15^* \rightarrow B_r,$ $14^* - 11^* \rightarrow B_d$ $A \rightarrow B_d$		Load B register. Successive LB's are ignored (Note 2)  2 microcycle instruction. Load next ROM word into B register  Transfer contents of accumulator to B <sub>d</sub> register
Memory Address Operations Operation	LB (r, d)  LBL  ATB	$17^* - 15^* \rightarrow B_{\Gamma}$ , $14^* - 11^* \rightarrow B_{d}$		Load B register. Successive LB's are ignored (Note 2)  2 microcycle instruction. Load next ROM word into B register

Note 1: ROM pages 10g through 17g cannot be used.

Note 2: d = 4, 11, 12, 13, 14, 15 when RAM is configured 8 x 12 x 4.

\* Second microcycle word

#### operation codes

OP CODE				MNEMO	ONIC		
18 17	16 15	14 13	12 11	00	01	10	11
00	XX	00	00	NOP	DSPA	COMP	0TA
00	XX	00	01	HXBR	DSPS	AXO	HXA
00	XX	00	10	ADD	AD	SUB	TAM
00	XX	00	11	SC	LBL	RSC	LDF
00	XX	01	00	TF1	TF2	TF3	READ
. 00	XX	01	01	TIR	TKB	BTD	TIN
00	XX	01	10	MTA (r)			1
00	XX	01	11	EXC (r)			
00	XX	. 10	00	EXC- (r)			
00	XX	10	01	EXC+ (r)			
00	XX	10	10	LB (r, 0)*			
00	XX	10	11	LB (r, 11)			
00	xx	11	00	LB (r, 12)			
00	XX	11	01	LB (r, 13)	•		
00	XX	11	10	LB (r, 14)			
00	XX	11	11	LB (r, 15)			
01	00	00	XX	RET	RETS	RSM (8)	вта
01	00	01	XX	TM (1)	TM (2)	TM (4)	TM (8)
01	00	10	XX	RSM (1)	SM (1)	SM (8)	RSM (4)
01	00	11	XX	RSM (2)	TC	SM (2)	SM (4)
01	01	00	XX	ATB	ADX (1)	ADX (2)	ADX (3)
01	01	01	xx	ADX (4)	ADX (5)	ADX (6)	ADX (7)
01	01	10	· XX	ADX (8)	ADX (9)	ADX (10)	ADX (11)
. 01	01	11	XX	ADX (12)	ADX (13)	ADX, (14)	ADX (15)
01	10	00	, XX	LG (36, 37)	LG (35, 34)	LG (33, 32)	LG (31, 30)
01	10	01	xx	LG (27, 26)	LG (25, 24)	LG (23, 22)	LG (21, 20)
01	10	10	xx	LG (17, 16)	LG (15, 14)	LG (13, 12)	LG (11, 10)
01	10	11	XX	LG (7, 6)	LG (5, 4)	LG (3, 2)	LG (1,0)
01	11	00	XX	LM (0)	LM (1)	LM (2)	LM (3)
01	11	01	<b>XX</b> '	LM (4)	LM (5)	LM (6)	LM (7)
01	11	10	XX	LM (8)	LM (9)	LM (10)	LM (11)
01	11	11	XX	LM (12)	LM (13)	LM (14)	LM (15)
10	XX	XX	XX	CALL			<i>C</i>
11	XX	XX	XX	GO			

<sup>\*</sup>Programmable 0-10.

#### applications information

Versatility of the MM5799 is enhanced by the availability of circuits to interface the chip with a variety of drum printers, displays, and additional read/write store.

The MM5785 RAM Interface Element allows expansion of the on-chip 384-bit store using 1024 x 1-bit random access memory chips. Figure 3 illustrates the technique used to interface the MM5799 to additional RAM such as might be required in a low-cost electronic cash register system. Low power CMOS memory is used with hattery standby power available for retention of totals during

periods of power interruption. MM2102 RAMs may be used for low-cost storage when power is not critical.

The MM5788 Printer Interface Element provides the logic and control functions necessary to operate a Seiko Model 101, 102, 104, 210, 310 or 320 type printer from the MM5799. DS8863A transistor buffers are used as current amplifiers between the MM5788 and printer. A typical application of the MM5799 in a printing calculator is illustrated in *Figure 4*. The MM5788 is also useful as a data interface element providing 9 I/O pins and 12 output ports.

# applications information (con't) D01-D04 SYN CS3 CS2 CS1 BLK DS8664 D1 osc WE CS3 → TO CSB V<sub>DD</sub> vss CS2 CS1 ΑX D1 DOR CSA CS3 → TO CSC CS2 CS1 V<sub>CC</sub>

AX D1

CS3 → TO CSD

CS2


CS1

V.CC

Note. Q1 and R1 are required only if the RAMs are operated on battery during system power "OFF."

01

FIGURE 3. MM5799 with Expanded RAM



# applications information (con't)




FIGURE 5. Low Cost 9-Digit Calculator Using MM5799




FIGURE 6. Low Cost Scientific Calculator Using MM5799

There are 6-digit decoder/drivers that can be used with the MM5799 in LED systems. Three are actually the same basic bipolar chip with different metal mask options. The DS8664 is the decoder for low power, battery operated applications. It supplies 1 of 14 outputs decoded from the 4 bits of encoded timing information generated by the MM5799. The active output state sinks at least 80 mA of driving current at each of its 14 digit outputs. The DS8665 is similar, but has inverted outputs that source 8 mA of current and is used in conjunction with DS8692 transistor arrays for large LED displays with high current requirements. The DS8666 is used in special applications which require only 8 digits or less of high current display, but need all 14 digits out to scan keyboards or address extra data storage. It has 8 current sourcing digit outputs and 6 sinking type outputs. An output enable signal can be used to blank the outputs of the drivers during input transition periods to




FIGURE 7. Oven Timing and Control System

eliminate any timing "glitches" at the outputs or reduce power dissipation of the system during shut-down mode. The DS8664 has an on-chip 3-cell battery voltage sensing circuit which signals a low battery condition back to the MM5799 through the D03 input. The fourth decoder/driver that can be used is the DS874. It is useful for very low-cost handheld calculators as shown in Figure 6. The DS8881, DS8882 are similar to the DS8664, but have active high outputs to drive vacuum fluorescent grids (digits).


An on-chip oscillator is available for applications in which frequency variations are not critical. An oscillator also exists on the DS8664, DS8665, DS8666, DS8881, and DS8882 Decoder/Driver and can be used for more critical applications. An external timing resistor and capacitor provides more accurate setting of oscillator frequency.

# applications information (con't)

Application of the MM5799 as an oven timing and control system is illustrated in *Figure 7*. The controller derives timing signals from a 50 or 60 Hz line and displays time of day in the "idle" mode. The chip stores turn-on time, turn-off time and temperature for each of 4 burners and the oven. Six special function outputs are provided for control of lights, fans, etc. This application illustrates the use of the MM5799 in the general area of

control processors. The DS8694 has clocked input latches which allow the segment outputs of the MM5799 to be used as both control and display ports on a time multiplexed basis.

Figures 8 and 9 show some example methods of expanding I/O and control for general controller applications.



Set-up A, H, C
DSPA
Set-up B
BTD
Output 1 of 8 Select
Output 4-Bit Data

FIGURE 8. 8 Output Groups of 4 Each




FIGURE 9. Multiplexed Display and 8-Bit D/A



## MM57109 number processing unit

## general description

The MM57109 is an MOS/LSI digit-oriented micro-processor intended for use in number processing applications. Scientific calculator functions, test and branch capability, internal data storage, and general purpose input/output ports have been combined in this single chip device. Programming is done in calculator keyboard level language with software development simplified and generated code more reliable because algorithms are preprogrammed in an on-chip ROM. Data or instructions can be synchronous or asynchronous; digit count, calculation mode, error control are user programmable; a sense input and flag outputs are available for single bit control.

The MM57109 can be used as a stand alone processor with external ROM/PROM and program counter (PC). Alternatively, it can be configured as a peripheral device on the bus of a microprocessor or minicomputer.

## features

Scientific calculator instructions (RPN)

- Floating point or scientific notation
- Up to 8-digit mantissa, 2-digit exponent

- 4-register stack, 1 memory register
- Trigonometric functions, logarithmic functions, Y<sup>X</sup>, e<sup>X</sup>, π, etc.
- Error flag generation and recovery

## Flexible input/output

- HOLD input allows asynchronous instructions, single step, DMA stall
- Asynchronous digit input instruction (AIN) with AIN ready (ADR) input
- Multi-digit I/O instructions (IN, OUT)
- Programmable mantissa digit count
- Sense input and flag outputs


#### Branch control

- Conditional and unconditional program branching
- Increment/decrement skip on zero for program loops


## Interface simplicity

- Single φ clock
- Low power operation
- Generation of I/O control signals
- Separate digit input, output, and address bus

## block diagram



## connection diagram



Order Number MM57109N See Package 23



# MM57126 COPS memory

# general description

The MM57126 is a 1024-bit shift register designed to directly interface with National's MM5782 and MM5799 Controller Oriented Processors. The device is configured as sixteen 64-bit registers with address decoding and control logic to perform the handshake sequence and to synchronize the MM57126 timing with the controlling processor. A chip select input allows up to fourteen

MM57126 registers to be used with a single processor when the decoded digit lines are used as chip select drive.

#### features

- Direct interface to MM5782 and MM5799 for RAM expansion
- Chip select input for multiple MM57126 system usage

# block diagram





FIGURE 1. MM57126 1K Shift Register Element

# connection diagram



# absolute maximum ratings

Lead Temperature (Soldering, 10 seconds)

Voltage at Any Pin Relative to  $V_{SS}$   $V_{SS} + 0.3V$  to  $V_{SS} - 12V$  (All Other Pins Connected to  $V_{SS}$ )

Ambient Operating Temperature
Ambient Storage Temperature

0°C to +70°C -55°C to +150°C 300°C

# operating voltage range

 $-6.5V \geq V_{SS} - V_{DD} \geq -9.5V$ 

( $V_{\mbox{SS}}$  is always the most positive supply voltage)

# dc electrical characteristics (0°C to +70°C except where noted otherwise)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current (IDD)	$V_{DD} = V_{SS} - 9.5V$ , $T_A = 25^{\circ}C$		12	20	mA
OSC Input Levels	'				
Logic High Level (VIH)	V <sub>DD</sub> = V <sub>SS</sub> - 6.5V	V <sub>SS</sub> −1.0			V
Logic High Level (VIH)	V <sub>DD</sub> = V <sub>SS</sub> - 7.9V	V <sub>SS</sub> -1.0			V
Logic Low Level (VIL)	V <sub>DD</sub> = V <sub>SS</sub> -9.5V			V <sub>DD</sub> +1.5	V
SYNC and DIN Input Levels			4.		
Logic High Level (VIH)	$V_{DD} = V_{SS} - 6.5V$	V <sub>SS</sub> -1.2			V.
Logic High Level (VIH)	$V_{DD} = V_{SS} - 7.9V$	V <sub>SS</sub> -1.2			٧
Logic Low Level (VIL)	$V_{DD} = V_{SS} - 7.9V$			V <sub>SS</sub> -4.0	V
SEL Input Levels					
Logic High Level (VIH)	$V_{DD} = V_{SS} - 6.5V$	V <sub>SS</sub> -2.5			· v
	$V_{DD} = V_{SS} - 7.9V$	V <sub>SS</sub> -3.2			· V
	$V_{DD} = V_{SS} - 9.5V$	VSS-4.5			V
Logic Low Level (VIL)	$V_{SS} - 9.5 \le V_{DD} \le V_{SS} - 7.9V$			V <sub>DD</sub> +1.5	. V
	$V_{DD} = V_{SS} - 6.5V$			V <sub>DD</sub> +0.4	V
High Level Current (I[H)	$V_{IH} = V_{SS} - 3.2V$			-350	μΑ
	$V_{DD} = V_{SS} - 7.9V$				
High Level Current (IIH)	$V_{1H} = V_{SS} - 2.5$			-350	μΑ
	$V_{DD} = V_{SS} - 6.5V$				
RDO Output Levels					
Logic High Level (VOH)	IOH < -100 μA	V <sub>SS</sub> -0.5	4.7		V
	$6.5 < V_{SS} - V_{DD} < 9.5$				
Logic Low Level (VOL)	$I_{OL} > 25 \mu\text{A}$				
	$V_{DD} = V_{SS} - 6.5V$		1	V <sub>DD</sub> +2.5	V
	$V_{SS} - 9.5 < V_{DD} \le V_{SS} - 7.9$			V <sub>DD</sub> +3.7	V

ac electrical characteristics (0°C to +70°C except where noted otherwise)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Time (tg)		10		50	μs
OSC Input Frequency		80		400	kHz
OSC Duty Cycle	(Figure 5)	46	56	66	%
T1		1.1	ŀ		μs
T2	OSC Frequency = 400kHz	0.85	,		μs
SYNC Input Transition Times					
Rise Time (t <sub>r</sub> )				0.5	μs
Fall Time (tf)				1.0	μs
OSC Input Transition					
Time	A A STATE OF				
Rise Time (t <sub>r</sub> )	OSC Frequency = 400kHz	1		330	ns
Fall Time (t <sub>f</sub> )				50	ns
SYNC Input Set-Up Times					
tSET-UP to VIL	(Figure 5)		l .	2.0	μs
tSET-UP to VIH				0.0	μs
DIN Input Transition Times				*	
Rise Time (t <sub>r</sub> )			ľ	1.2	μs
Fall Time (t <sub>f</sub> )				2.2	μs
DIN Input Set-Up Times		l			٠
tSET-UP				2.5	μs
tHOLD	(Figure 4)	3.5			μs
SEL Input Transition Times					
t <sub>r</sub>	·		<u> </u>	2.0	μs
tf				0.1	μs
SEL Input Set-Up Times					
<sup>t</sup> SET-UP				2.5	μs
tHOLD	(Figure 4)	3.5			μs
RDO Output					
· t <sub>r</sub>	C <sub>L</sub> ≤ 100 pF			2.0	$\mu$ s
tf	$V_{DD} = V_{SS} - 6.5V$			2.0	με
<sup>t</sup> pdH	$V_{DD} = V_{SS} - 7.9V$ , (Figure 4)		٠	3.5	μs
<sup>t</sup> pdH	$V_{DD} = V_{SS} - 6.5V$ , (Figure 4)			5.5	μs
<sup>t</sup> pdL	$V_{DD} = V_{SS} - 6.5V$ , (Figure 4)			3.5	μs
<sup>t</sup> pdL1	$V_{DD} = V_{SS} - 7.9V$ , (Figure 4)			4.0	μs

# functional description

The chip is configured as sixteen 64-bit shift registers, with appropriate address decoding and control logic to perform the handshaking sequence and synchronize the MM57126 timing with the controlling processor.

The processor must generate a start bit first, then 16 write commands to clear the MM57126 on power "ON". Figure 2 shows a typical system configuration using multiple MM57126's for RAM expansion.

# functional description (Continued)

The MM57126 communicates serially with the processor. The handshake sequence is (Figure 3):

- a) The processor drives the chip select (SEL) line to a logical low level state.
- b) The ready output (RDO) responds with a logical low level when MM57126 is ready to communicate.
- c) For a valid handshake, the DIN input should be at logical low level during ready transition, and the MM57126 should receive the start bit within 3 to 12-bit times from the ready transition; else the ready output is reset and the processor has to wait (if SEL is still at low level) for the next ready.
- d) During a valid handshake, the data stream consists of: a start bit, a read/write bit, a 4-bit Delay, 4 register address bits and 64-bits of data as shown in Figure 3a. Data flows serially in or out of the MM57126, depending on the read/write command.
- e) Handshaking terminates when the ready signal goes back to a logic high level.

The Controller Oriented Processor can be programmed to generate the following assembly language routine for expanding data storage using one or more MM57126's.

## **MAIN PROGRAM**

(i) Write: Write register 0 of processor to register N on the selected chip Y.

Instruction	Comments
LB 2, 15	
LM N	Load register
	address N into
	M (2, 15). (N =
	0, 1, 2, 15.)
LBL	Load B register of
0, Y	processor with
•	MM67126 chip
•	address Y. (Y =
	1, 2, 14).
CALL WRITE	Call subroutine
27.77	WRITE

(ii) Read: Read register (N) on the selected chip (Y) to

registe	of the processor.			AX0	0	point to M (0, 15)
	Instruction	Comments				
	LB 2, 15		CHECK	TC	RA <sub>1</sub>	If it is the read in-
	LM N			GO DELAY	RA <sub>2</sub>	struction, go to th
	LB 0, 15		REP	MTA	$RA_3$	the delay loop to
CLEAR	OTA	Register 0 should be cleared				allow I/O port be filled with first
	EXC-					digit
	GO CLEAR			AX0	RA4	Shift 64 bits of
	LBL	Y is the selected		EXC-		data
		MM57126 chip		GO REP		
		number		BTD		and the second
	0, Y	-		RET		
			DELAY	NOP		
	CALL READ	Call subroutine		RSC		Delay loop
		READ		GO CHECK		

**SUBROUTINE** Instruction Comments Reset C register WRITE RSC of processor to 0 for WRITE

GO **NEXT** READ SC Set C register to 1 for READ NEXT 0TA READ/WRITE

ADX

code to MM57126 NOP will be a 0 if 5 is TC placed in A, and a 1 if A is 7 A = 7 in case of ADX 2

READ NOP  $A \leftrightarrow H$ HXA 0TA AX0 Clear the serial

input/output port Instruction SO Comments 0 Select MM57126 BTD


chip NOP 0 NREADY Check ready OTA 0 0 signal transition AXO from high-to-low ADX 0 GΟ READYH 0 level (MM57126 OTA 0 is ready to communicate) 0 AXO NOP GΟ NREADY 0 READYH 0 OTA

AXO 0 ADX 0 GO READYH 0 Transfer READ HXA0 or WRITE instruction pattern to I/O port to be 0 AX0 shifted serially to MM57126 NOP


R/W

0TA

Shift the register LB 2, 15 1 address (N) serially to AXO MM57126, and  $MT\Delta$ the







Note.  $t_{SET-UP}$  is defined as time from osc. makes  $V_{OH}$  or  $V_{OL}$  transition to input  $V_{IH}$  or  $V_{IL}$  transition (ref. Figure 4, corresponding osc. time).

thold is defined as time from osc. makes V<sub>OH</sub> or V<sub>OL</sub> transition to input V<sub>IH</sub> or V<sub>IL</sub> transition (ref. *Figure 4*, corresponding osc. time).



# COPS


# MM57140 Controller Oriented Processor (COP)

## general description

The MM57140 is an MOS/LSI device containing all system timing, arithmetic and logic, RAM, and control ROM functions required for implementation of a Controller Oriented Processor. It is capable of scanning up to 36 keyboard switches, or data may be entered as BCD data words through four input lines (K1-K4). Two general purpose inputs are available, and a third general purpose input shares an I/O pad with segment G. Nine output digits can be programmed as 1 of 9 (D1-D9), or as binary output on D1-D4, with a separate decoding of 1 of 5 on D5-D9. The segment outputs are mask programmable for either 7-segment output, or 4-bit binary output. All outputs on the MM57140 are latched, permitting the ROM to perform other functions while holding output data constant. Many options, and flexibility in programming permit the MM57140 to perform a large variety of customer-specified computations and control functions.

## features

- 25 µs micro-instruction cycle time (typ)
- 630 micro-instruction ROM (8-bit instruction set)
- 220-bit RAM (55 digits)
- Four data or control inputs can provide keyboard scanning, or 4-bit binary inputs
- Three inputs directly accessible by the ROM (IN1, IN2, S<sub>0</sub>/IN3) are available
- Internal power-on clear with mask programmable external override (IN1)
- ROM programmable latched digit outputs 1 of 9 multiplexing (D1-D9), or Binary (D1-D4), and 1 of 5 multiplexing (D5-D9)
- Mask programmable latched segment outputs, 7segment or 4-bit binary
- Decimal point latched segment output
- General purpose latch output independent of segments
- Internal, or external oscillator
- Single power supply operation
- Direct segment drive of LED's
- Direct digit drive of LED's and TTL



# absolute maximum ratings

operating voltage range

 $6.5V \leq V_{\mbox{SS}} - V_{\mbox{DD}} \leq 9.5V$ 

Volume at Any Pin Relative to Vss Vss +0.3V to Vss -12V (All Other Pins Connected to Vss)

Ambient Operating Time 0°C to +70°C Ambient Storage Time -65°C to +150°C Lead Temperature (Soldering, 10 seconds) 300°C

# dc electrical characteristics

PARAMETER		PARAMETER CONDITIONS		TYP	MAX	UNITS
IDD	Operating Supply Current	V <sub>DD</sub> = V <sub>SS</sub> - 9.5V, T <sub>A</sub> = 25°C		8	15	· mA
	Keyboard Scan-Input Levels					
	(K1 –K4)					
۷ін	Logical High Level	V <sub>DD</sub> = V <sub>SS</sub> - 6.5V	V <sub>SS</sub> -4.0		VSS	V
		V <sub>DD</sub> = V <sub>SS</sub> - 9.5V	V <sub>SS</sub> -4.0		VSS	٧
VIL	Logical Low Level	V <sub>DD</sub> = V <sub>SS</sub> − 6.5V, I <sub>IL</sub> ≤ ⊢80 μA	V <sub>DD</sub>		V <sub>SS</sub> -6.0	V
	and the state of t	$V_{DD} = V_{SS} - 9.5V$ , IIL $\leq 1-80 \mu A$	$V_{DD}$		V <sub>SS</sub> -6.3	. V
	Segment Output Current for	VOUT = VSS - 1.0V, VDD = VSS - 6.5V	<b>⊢2.5</b> I			mA.
	Code = 40,90	V <sub>OUT</sub> = V <sub>SS</sub> - 5.0V, V <sub>DD</sub> = V <sub>SS</sub> - 8.0V		-8		mA
		$V_{OUT} = V_{SS} - 6.5V$ , $V_{DD} = V_{SS} - 9.5V$			<b>⊢12</b> l	mA
	Segment Output Current for	See Performance Characteristics				
	all Other Cases					
	IN1 , IN2 , IN3 Input Current	See Performance Characteristics				
	Digit Output Current					
юн	Logical High Level	$V_{OUT} = V_{SS} - 2.0V$ , $V_{DD} = V_{SS} - 6.5V$	-300			μΑ
loL	Logical Low Level	$V_{OUT} = V_{SS} - 3.0V$	20			mA
	GPO Output	$V_{DD} = V_{SS} - 6.5V$				1
۷он	Logical High Level	$I_{OUT} = -550 \mu A$	V <sub>SS</sub> -1.0			\ \ \
VOL	Logical Low Level	IOUT = 5 μA			V <sub>DD</sub> +0.6	V
RKB	Keyboard Resistance (K1-K4)		,		5 .	kΩ

# ac electrical characteristics

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Ext. Osc. Frequency		70	160	280	kHz
Ext. Osc. Duty Cycle	(Figure 2)	40	50	60	. %
Ext. Osc. Rise Time (T <sub>r</sub> )				1	μs
Ext. Osc. Fall Time (T <sub>f</sub> )	(Figure 2)			150	ns.
GPO Transition Times	V <sub>DD</sub> = V <sub>SS</sub> - 6.5V, C <sub>L</sub> = 50 pF				
High-to-Low	ADD 122 0001, 05			20	μs
Low-to-High				1	μs
	V <sub>DD</sub> = V <sub>SS</sub> - 8.0V, C <sub>L</sub> = 100 pF			11 1	
Digit Output Transition Times High-to-Low	VDD = VSS = 8.0V, CL = 100 bi	1	8		μs
Low-to-High			3		με
Segment Output Transition Times	V <sub>DD</sub> = V <sub>SS</sub> - 8.0V, C <sub>L</sub> = 50 pF		1		
High-to-Low	VDD = VSS = 0.0V, 0L 30 pr	1.		'	
Elec. Option Code = 10,60			7.7		μs
11,61			4.2		μs
20,70			7.9		μs
21,71		1	4.4		μs
22,72			2.2	ļ.	μs
30,80			8.7		μs
31,81			4.8		μs
32,82			2.4		μs
Low-to-High		1 1 1 1 1 1			
Elec. Option Code = 10,60			2.0		μs
11, 61			2.1 2.9	1	μs μs
20, 70		1	3.1		μs
21,71			3.4		μs
22,72		1 2 2 2	5.6		μs
30,80 31,81		1 - 1 - 1 - 1	5.9		μs
32,82			6.3		μs
Keyboard Inputs	CL = 25 pF		6		με
Low-to-High Transition Time					
After Key Release				1	

## functional description

A block diagram of the MM57140 is shown in *Figure 1*. The control ROM is organized as 630 8-bit instruction words. ROM addressing is by a 10-bit Program Counter included in register P, a subroutine flag (SR), a 10-bit save register (SA), and a 6-bit save register (SB). This structure permits a one micro-cycle subroutine instruction to call a subroutine which is restricted to one specific page by setting SR, and a general two micro-cycle subroutine to call a subroutine on any page. Two levels of subroutine can be achieved by calling a restricted subroutine from a general subroutine.

The RAM contains 220 bits, addressed as 55 4-bit words. Data is formatted as 5 registers containing 11 digits each. (See Figure 7.)

Segment outputs are decoded by the segment PLA and brought out as either 7 segments, or 4-bit binary. The decimal position is brought out on the SEG P line. The segment, decimal point, and digit output buffers are capable of driving LED displays directly. Digit timing information for driving displays and external keyboard scanning is encoded into a 4-bit code (D1-D4) with 1 of 5 digits (D5-D9), or as 1 of 9 digits (D1-D9).

Four K inputs may be used for direct data inputs, or as key inputs scanned by internally decoded digit output lines (D1–D9) for up to 36 key keyboards. There are two additional inputs (IN1, IN2) which are available to the ROM. A third input (IN3) sharing a common I/O pad with Segment G is also available to the ROM.

The MM57140 has an internal power-on clear which is initiated when the  $V_{DD}$  supply has reached a nominal value of  $V_{SS}$ —6V. The power-on clear is then extended for an additional 1.0 ms. An external power-on clear can be provided with a mask option, through the use of IN 1, which overrides the internal clear when power supply turn-on time exceeds the 1.0 ms specification of the MM57140.

The digit outputs utilize non-refreshing bootstrap to achieve the high current sink capability (see dc electrical characteristics). Therefore, a software refresh must be used to toggle the digit outputs at least every 10 ms at room temperature and 1 ms at  $50^{\circ}\mathrm{C}$  to continuously sink 20 mA. Otherwise, the depletion type load device will provide 10  $\mu\mathrm{A}$  sink current capability at VDD + 1.0V without toggling digit outputs.




FIGURE 2. External Oscillator




FIGURE 3. Low Cost 9-Digit Calculator Using MM57140




FIGURE 4. Clock and 4-Function Timer

# functional description (Continued)


## **APPLICATIONS**

The ROM, RAM, architecture of the MM57140 enables it to be used in a wide variety of control applications. Flexibility is achieved on the input and output line through the use of various mask options. Figure 5 and Figure 6 illustrate the digit and segment options on the MM57140.

A low-cost calculator scheme, (Figure 3), takes advantage of a 1 of 9 decode of the digit lines to scan a keyboard and provide timing signals for a 9-digit display. The segments are decoded as 7-segment outputs. Both segment and digit outputs drive calculator type LED displays directly.

Figure 4 suggests a circuit which permits the MM57140 to function as a clock with four presettable and resettable function outputs by using an alternate digit option. This clock provides time keyboard setting of digit on and off times for each of the four functions. Other applications requiring input, output as described in Figures 5 and 6 may be provided by the MM57140 when ROM and RAM capacity coincide.

See Mask Programmable Options for the details of the options.



**FIGURE 5. Digit Options** 

FIGURE 6. Segment Options

	<b>№</b> 8765						
		r0	r1	r2	r3	r4	
	B4321	000	001	010	011	1XX	
d15	1111	0, 15	1, 15	2, 15	3, 15		
d14	1110	0, 14	1, 14	2, 14	3,14		
d13	1101	0,13	1,13	2, 13	3, 13		D9
d12	1.100	0, 12	1,12	2, 12	3, 12		D8
· d11	1011						D7
d10	1010		1				D6
d9	1001						05
d8	1000						D4
d7	0111	0, 7	1, 7	2,7	3,7		D3
d6	0110	0, 6	1,6	2, 6	3, 6	. 7	D2
d5	0101	0,5	1,5	2, 5	3, 5		D1

FIGURE 7. RAM Map

The indicated RAM cells are those that can be directly addressed by a single ROM instruction [LB(r, d)]. The output decoded lines are shown on the right-hand side vs the B(d) value before as DSPC command.

# mask programmable options

## 1) Oscillator Options

DESCRIPTIONS	CODE
Internal Osc.	. 0
External Osc.	1

## 2) IN1 Options

	DESCRIPTIONS	CODE	CURRENTS (NOTE 4)
Ext. Power 'ON" (Pull-Up to VSS) (Notes 1 and 2)		00	Source
Testable	Floating Input (Note 2)	10	
	Pull-Up to VSS (Note 2)	11	Source
Input	Pull-Down to V <sub>DD</sub> (Note 2)	12	Sink .

# mask programmable options (Continued)

## 3) IN2 Options

DESCRIPTIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 2)	0	
Pull-Up to V <sub>SS</sub> (Note 2)	1	Source
Pull-Down to V <sub>DD</sub> (Note 2)	2	Sink

## 4) IN3 Options

## (a) 7-Segment Outputs

DESCRIPTIONS	*CONDITIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 3)	If Seg. Output Elec. Option is 00,40, 50 or 90	00	
Pull-Up to VSS (Note 3)	Seg. Output Elec. Option must be 00, 40,50 or 90	. 01	Source
Pull-Down to V <sub>DD</sub> (Note 3)	If Seg. Output Elec. Option is X0, X1 or X2, where X = 1,2, 3,6,7,8	02	Sink

<sup>\*</sup>See segment output elec, options

## (b) Segment as Binary Outputs

DESCRIPTIONS	CODE	CURRENTS (NOTE 4)
Floating Input (Note 2)	. 10	
Pull-Up to V <sub>SS</sub> (Note 2)	11	Source
Pull-Down to V <sub>DD</sub> (Note 2)	12	Sink


## 5) Digit Output Options

DESCRIPTIONS	CODE
*D1-D9 Multiplexed (1 of 9)	00
by DSPC Only	
*D1-D9 Multiplexed (1 of 9)	01
by DSPA or DSPC	l .
D1-D4 Binary Output	10
by DSPB Only,	
D5-D9 Multiplexed (1 of 5)	
by DSPC Only	
D1-D4 Binary Output	11
by DSPB Only,	
D5-D9 Multiplexed (1 of 5)	
by DSPA or DSPC	

<sup>\*</sup>D1-D4 may be turned "ON" by DSPB

## 6) Segment Output Func. Options

DESCRIPTIONS	CODE
7-Segment Outputs	0
Binary Output (SA-SD)	1
Binary Output (SA-SD) Inverted	2



## 7) Segment Output Elec. Options

*DESCRIPTIONS (NOTE 4)		CODE	
DRIVER SIZE (MIL)	LOAD SIZE (MIL)	7-SEGMENT OUTPUTS	BINARY OUTPUTS
45/0.3		00	50
10/0.3	0.3/0.4	10	60
	0.55/0.4	- 11	61
20/0.3	0.3/0.4	20	70
	0.55/0.4	21	71 -
į	1.1/0.4	22	72
45/0.3	0.3/0.4	30	80
	0.55/0.4	31	81
	1.1/0.4	32	82
45/0.3		40	90
		(Note 5)	(Note 5)

<sup>\*</sup>Segment source and sink currents are dependent upon the size of driver and load devices, respectively. Code 00, 40, 50 and 90 don't have current sinking capability.

## 8) Decimal Point Output Elec. Options

Same as 7-segment output elec. options.

# 9) Skip PLA Options

DESCRIPTIONS .	CODE
EXC— Skips When B <sub>d</sub> = 0, 4, 8, 12	,3
EXC- Skips When B <sub>d</sub> = 0, 8	7
EXC— Skips When B <sub>d</sub> = 0, 4	11
EXC- Skips When $B_d = 0, 1, 2, 3$	12
EXC- Skips When B <sub>d</sub> = 13, 15	16

Note 1: Internal power "ON" is still active but it will be overridden by external power "ON."

Note 3: State of the pin when segment g output is turned "OFF."

Note 4: See Performance Characteristics for detail.

Note 5: Seg. output elec. option code 40, 90 are recommended for direct LED display. See dc electrical characteristics for current capability.

These nine options must be specified to program proper functions, inputs and outputs of the chip. Example. For on-chip osc. direct display calculator, the following options should be chosen:


- 1) Osc option -0
- 7) Osc Sprion 0
  2) IN1 option 00
  3) IN2 option 2 (not used for calculator)
  4) IN3 option 00 (not used for calculator)
- 5) Digit output option 01

- 6) Segment output func. option 0
- 7) Segment output elec. option 40
- 8) Decimal point output elec, option -40 9) Skip PLA option -12


Note 2: State of the pin when the input is open.

# MM57140


# typical performance characteristics



For IN1 code = 00, see IN2 characteristics.




1N1 (code = 00) source currents are same as IN2 source currents.



IN3 code = 02 is chosen and if segment output elec. option is


Code = X0, IN3 sink current Code = X2, IN3 sink current

Code = X1, IN3 sink current is 1.84 times of code = 12 is 3.67 times of code = 12 where X = 1, 2, 3, 6, 7, 8



where X = 1, 2, 3, 6, 7, 8

#### Segment Output Source Currents (Min)



Segment Output Source Currents (Min) 2.5 -Isource (mA) 2 1.5 CODE - 1X, 6X 1 2 3 4 5 6 7 8 9 10 11 12 13 14  $v_{SS}-v_{O\,UT}\,(v)$ 

where X = 0, 1, 2

	MNEMONIC	DATA FLOW	STATUS – SKIP IF	DESCRIPTION
	AD	$M + A \rightarrow A$		Add M(B) to A, Store sum in A.
	ADD .	$C + M + A \rightarrow A$		Add carry bit to M(B). Add sum to A,
				store sum in A.
		1 → C Overflow	Overflow	
Arithmetic Operations	SUB	$M + \overline{A} + C \rightarrow A$	`	Subtract A from M
erati		Overflow → C	Overflow	Overflow to C
O	COMP	A → A		One's complement of A to A.
etic	LAX (Y) ADX (Y)	$Y \rightarrow A$ $A + Y \rightarrow A$	Ne sussifica	$Y \rightarrow A  Y = 0, -15$
th	ADA (1)	ATTTA	No overflow	Add constant (Y) to A. Store sum in A. $Y = 1, 215$ .
Ari	TAM		A = M(B)	Compare contents of A to M(B), skip
				if A = M(B)
	sc	1 → C		Set C register
	RSC	0 → C		Reset C register
	TC		C = 0	Skip if C = 0
	DSPA*	$A \rightarrow S_a - S_g, C \rightarrow S_p$		A to output latches, 7-segment decoded
		•		to $S_a - S_g$ . Segment decode is
				programmable, (7-segment or 4-bit binary).
Input/Output	0.000			C to Sp latch.
og	DSPB DSPC*	B4 − B1 → D4 − D1	A1 C1	B4 – B1 to digit output latches D4 – D1
· ğ	DSFC	B4 − B1 → D9 ~ D1	Always Skips	B4 – B1 decoded to digit output latches, (1 of 9), $B_d = S \Rightarrow 13$
- 1	RGPO	Reset Output		GPO is latched to VSS
	SGPO	Set Output		GPO is latched to VDD
-	READ	K4 − K1 → A	*	Read K inputs to A
t t	TIN1		IN1 = 1	Test IN1
Input Test	TIN2		IN2 = 0	Test IN2
ğ	ТКВ		K = 0	Skip if any K input active.
_ =	TIN3		IN3 = 0	Test IN3 (SEG g)
	GO	16 – 11 → P		Load next ROM instruction address.
	CALL	If (LG) SET — SR		Call subroutine. If previous
		I <sub>6</sub> − I <sub>1</sub> → P,		instruction was not LG, set SR.
S	RET	SA <sub>W</sub> → SB <sub>W</sub> , P+1 → SA SA <sub>W</sub> → P <sub>W</sub>	1	Don up DOM address sussistant
ctio		If (SR) SAp → Pp	*	Pop up ROM address save registers.  0 SR
Control Functions		SA <sub>W</sub> ↔ SB <sub>W</sub>		
trol	LG/GO	$I_4 - I_1 \rightarrow P_p$		Two micro-cycle operation. Long GO
ē	1	I <sub>6</sub> − I <sub>1</sub> (Second Word) → P <sub>W</sub>		TO, Load Pp and Pw.
	LG/CALL	$SA \rightarrow SB, P + 1 \rightarrow SA$		. Two micro-cycle operation. Long
		16 - I1 (Second Word) → PW		call. Load Pp and Pw. Push down
				address save registers.
	NOP			No operation.
	EXC (r)	A ↔ M(B)		Exchange data word at M(B) with A
<u>.</u>	EXC-(r)	$B_r \oplus r \rightarrow B_r$		EXCLUSIVE-OR B <sub>r</sub> with r. r = 0, 1, 2, 3
ory Digit rations	EVC -(L)	$A \leftrightarrow M(B)$ $B_r \oplus r \rightarrow B_r, B_d - 1 \rightarrow B_d$	B 1 3 2 1 0	Exchange and decrement B
ory	EXC +(r)	$A \leftrightarrow M(B)$	$B_d \rightarrow 3, 2, 1, 0$	EXCLUSIVE-OR B <sub>r</sub> with r. r = 0, 1, 2, 3  Exchange and increment B <sub>r</sub>
Memor	270 .10	$B_r \oplus r \rightarrow B_r$ . $B_d + 1 \rightarrow B_d$	B <sub>d</sub> → 13	Exchange and increment B <sub>d</sub> EXCLUSIVE-OR B <sub>r</sub> with r r= 0, 1, 2, 3
2	MTA (r)	M(B) → A		Load accumulator with data word M(B)
		$B_r \oplus r \rightarrow B_r$		EXCLUSIVE-OR B <sub>r</sub> with r. r = 0, 1, 2, 3
<u> </u>				
Memory Bit Operations	TM (Z)		M (B, Z) = 0	Toot bit 7 of M/P) akin if ann
per	. 141 (2.7		w (u, z) = 0	Test bit Z of M(B), skip if zero Z = 1, 2, 4, 8
≥0	10/- 4	D. J. D.		
1	LB (r.d) ATB	$r \rightarrow B_r, d \rightarrow B_d$ $A \rightarrow B_d$		r = 0, 1, 2, 3, d = 5, 6, 7, or 12, 13, 14, 15 Transfer contents of accumulator to
s		7 ' Pa		B <sub>d</sub> register
Memory Address Operations	вта	$B_d \rightarrow A$		Transfer contents of B <sub>d</sub> register to
		-u ··		accumulator
	SB7	Set B7		Sets B7. 5th register is addressed
	•			independent of B5 and B6.
	RB7	Reset B7	<b>i</b>	B5 and B6 are unchanged