

Section 3

F8 Microcomputer Family

General

The distribution of logic among the various elements of a microcomputer system is one of the most variable features of such systems. The traditional division of logic corresponds to the requirements of a computer; e.g., one device serving as CPU, one as memory, and one as I/O. In the F8 microcomputer family, logic is implemented in devices in terms of application complexity rather than in terms of computer function. Thus, for example, two F8 devices implement all of the basic functions of a small microcomputer.

To accomplish this, the design of the F8 family includes a number of non-traditional function assignment features:

1. A small amount of RAM is implemented within the CPU as a scratchpad memory.
2. Memory addressing logic is implemented in the memory devices rather than in the CPU.
3. The I/O ports are implemented in the CPU and memory devices rather than in discrete I/O devices.

Every F8 configuration must contain an F3850 CPU, at least one F3851 Program Storage Unit (PSU) or memory interface device, and standard ROM or PROM (see figure 3-1). The memory-oriented devices may be used singly or together in the same system; when necessary, multiple units of the same type may be used. For example, an F3850 and two F3851s may comprise a system requiring 2K words of ROM, 64 bytes of RAM, and six I/O ports.

Memory Interface Devices

When required by the application, the F3851 PSU may be replaced by an F3853 Static Memory Interface (SMI). Both of these devices interpret control signals output by the F3850 and generate the standard address and control signals required by off-the-shelf dynamic and static memory devices.

Input/Output Devices

Applications that require additional I/O and interrupt capabilities but do not require the PSU storage capacity can make use of the F3861 Peripheral Input/Output (PIO) device. The PIO, which also contains interrupt logic and a programmable timer, interprets CPU control signals to drive two 8-bit I/O ports.

Bus Structure

The F8 microcomputer components are interconnected by means of a system bus structure that is composed of the following elements:

1. Eight data bus lines ($DB_0 - DB_7$)
2. Five control lines ($ROMC_0 - ROMC_4$)
3. Two clock lines (Φ , WRITE)
4. Three interrupt lines (PRI IN, PRI OUT, INT REQ)

Instruction Set

The instruction set of a microprocessor or microcomputer is the software tool used to shape the device or system for a particular application. The F8 instruction set is divided into four functional groups.

1. Input/Output
2. Arithmetic/Logical
3. Address Register Control
4. Indirect Scratchpad Address Register (ISAR) and Status Control

The F8 instruction set is presented in table 3-1.

F8 Microcomputer Family

Table 3-1 F8 Instruction Set

Instruction	Description	Instruction	Description
ADC	Add Accumulator to Data Counter	JMP	Branch Immediate
AI	Add Immediate to Accumulator	LI	Load Immediate
AM	Add (Binary) Memory to Accumulator	LIS	Load Immediate Short
AMD	Add (Decimal) Memory to Accumulator	LISL	Load Lower Octal Digit of ISAR
AS	Add (Binary) Scratchpad Memory to Accumulator	LISU	Load Upper Octal Digit of ISAR
ASD	Add (Decimal) Scratchpad Memory to Accumulator	LM	Load Accumulator from Memory
BC	Branch on Carry	LNK	Link Carry to Accumulator
BF	Branch on false	LR	Load Register
BM	Branch on Negative	NI	AND Immediate
BNC	Branch if No Carry	NM	Logical AND from Memory
BNO	Branch if No Overflow	NOP	No Operation
BNZ	Branch if Not Zero	NS	Logical AND from Scratchpad Memory
BP	Branch if Positive	OI	OR Immediate
BR	Unconditional Branch	OM	Logical OR from Memory
BR7	Branch on ISAR	OUT	Output Long Address
BT	Branch on True	OUTS	Output Short Address
BZ	Branch on Zero	PI	Call to Subroutine Immediate
CI	Compare Immediate	PK	Call to Subroutine Direct and Return from Subroutine Direct
CLR	Clear Accumulator	POP	Return from Subroutine
COM	Complement	SL	Shift Left
DCI	Load Data Counter Immediate	SR	Shift Right
DI	Disable Interrupt	ST	Store to Memory
DS	Dessement Scratchpad Memory Content	XDC	Exchange Data Counters
EI	Enable Interrupt	XI	Exclusive-OR Immediate
IN	Input Long Address	XM	Exclusive-OR from Memory
INC	Increment Accumulator	XS	Exclusive-OR from Scratchpad Memory
INS	Input Short Address		

F8 Microcomputer Family

Descriptions

Following is data that describes the members of the F8 microcomputer system family.

